FAIRCHILD



464 Ellis Street, Mountain View, California 94042

@ 1977 Fairchild Camera and Instrument Corporation/464 Ellis Street, Mountain View, California 94042/(415)962-5011/TWX 910-379-7




## TABLE OF CONTENTS

SECTION 1 INTRODUCTION
SECTION 2 NUMERICAL INDEX OF DEVICES
SECTION 3 SELECTION GUIDES AND CROSS REFERENCE Selector Guide by Function
SECTION 4 FAIRCHILD 4000B SERIES CMOS GENERAL DESCRIPTION 4-3
SECTION 5 DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS           Introduction         5-3           Power Consumption         5-3           Supply Voltage Range         5-4           Propagation Delay         5-5           Noise Immunity         5-7           Interface to TTL         5-7           Input/Output Capacity         5-8           Output Impedance         5-8           Input Protection         5-8           Handling Precautions         5-8           A Word to the TTL Designer         5-8
SECTION 6 JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS 6-3
Fairchild 4000B Series CMOS Family Characteristics 7-3 Definition of Symbols and Terms 7-9 Data Sheets 7-11 (See Numerical index of devices for page numbers)
SECTION 8 APPLICATIONS INFORMATION
SECTION 9 FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES Ordering Information 9-3 Matrix VI Program 9-7 Unique 38510 Program 9-10 Package Physical Dimensions 9-14 SECTION 10 FAIRCHILD FIELD SALES OFFICES SALES REPRESENTATIVES
AND DISTRIBUTOR LOCATIONS

#### **NOTE: PLEASE READ**

The data sheets listed below contain preliminary product specifications. For additional data, consult your local Fairchild Sales Office or Fairchild CMOS Product Marketing.

4031B	4543B
4034B	4553B
4045B	4557B
4046B	4560B
4072B	4561B
4082B	4566B
4093B	4581B
4515B	4583B
4519B	4708B
4521B	4734B
4527B	4736B
4534B	4741B
4538B	



INTRODUCTION	1
N®MERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION	4
DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS	5
JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS	6
TECHNICAL DATA	7
APPLICATIONS INFORMATION	8
FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES	9
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	10

MOITOHOUSEES

MENGRICAL INDEX OF DEVICES

BEFERENCE AND CROSS

ALECONED HOODS SENSES ONCE CEMBRAL DESCRIPTION

THE SIGN CONSTRUCTION ON STATE TAINCHILL.

EDECTROCKSTRY STANDARDIS

ATAG JAGINHOST

APPLICATIONS INFORMATION

FAMICALLD DRIBERING BUCK AND PACKAGE OUTLINES

PAROMED FIRED SALES OFFICE BALES REPRESENTATIVES AND THE RIBUTOR LOCATIONS

#### 1

### INTRODUCTION

This data book provides complete technical information on Fairchild's 4000B Series Isoplanar CMOS family. The family encompasses a wide range of SSI, MSI and LSI devices offering the designer a complete spectrum of various circuit complexities all at highest performance. For easy reference to this broad range of devices, a number if indices, selection guides and cross references can be found in Sections 2 and 3.

Since the first introduction of CMOS in the early 1970s, and as each new generation of designs was developed, a large variety of functional and performance parameters were generated by the industry creating a great deal of customer confusion.

In late 1976, under the auspices of EIA/JEDEC, the CMOS vendor community accepted the formidable task of clearing this confusion via industry-wide standardization. The result, as found in Section 6 of this book, is the new "Jedec Industry Standard 'B' Series CMOS Specification." Fairchild lauds EIA/JEDEC and the industry in total for such a cooperative and valuable effort and encourages continuation of this trend.

It should be noted that all Fairchild CMOS products have always, since first introduction in early 1974, complied with today's JEDEC CMOS specifications. Furthermore, it should be noted that Fairchild offers the only CMOS family which meets or exceeds all functional and performance parameters of all CMOS devices and generations of devices introduced to date. Fairchild continues to provide leadership in technology.


#### MOTOUGONTH

This data book provides complete technical information on Fairching's 3000B conice lappieder CMOS family. The temity choompasses a vide range of SSI, MSI and LSI devices offering the disagner a complete appearing of various carcait complexities at at highest performance. For easy returns, a to this broad range of devices a number if in closs perection goldes and cross references can be found in Sections 2 and

Since the first extruduction of CMOS in the early 197gy and as elections generation of designs was developed a large variety of functional and performence operations were guidentied by she industry or early a cross deal of eastormer confusion.

In lete 1978, under the auppions of EIA/1828C, the ISUCS virulos community adversed the formidatile task of pleaging tine confusion will industry wide standardization. The result distribution Society Standard Society Standard Devices Child's Society Standard Devices Child's Society Standard Devices Society Standard Devices Society on the Industry in Ignal for such a cooperative and valuable effort and endourages continued on

It should be noted that all Patronilla CMOS products have alvely a since first introduction to early 1974, complice with hodity's JEC EC CMOS apreditional for the control of the street of the control o



NUMERICAL INDEX OF DEVICES  SELECTION GUIDES AND CROSS REFERENCE  FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION  DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS  JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS  TECHNICAL DATA  APPLICATIONS INFORMATION APPLICATIONS INFORMATION AND PACKAGE OUTLINES			
SELECTION GUIDES AND CROSS REFERENCE  FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION  DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS  JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS  TECHNICAL DATA  APPLICATIONS INFORMATION APPLICATIONS INFORMATION AND PACKAGE OUTLINES  FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND		INTRODUCTION	1
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION  DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS  JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS  TECHNICAL DATA  APPLICATIONS INFORMATION APPLICATIONS INFORMATION AND PACKAGE OUTLINES  FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND	>	NUMERICAL INDEX OF DEVICES	2
DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS  JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS  TECHNICAL DATA  APPLICATIONS INFORMATION  FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES  FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND			3
4000B SERIES CMOS  JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS  TECHNICAL DATA  APPLICATIONS INFORMATION  FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES  FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND			4
TECHNICAL DATA  APPLICATIONS INFORMATION  FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES  FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND			5
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND			6
FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES  FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND		TECHNICAL DATA	7
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND		APPLICATIONS INFORMATION	8
SALES REPRESENTATIVES AND			9
		SALES REPRESENTATIVES AND	10

**WOTTOUGOTTIE** 

IUMERICAL INDEX OF DEVICES

SET SETTON BUIDES AND CROS

ASSESSED AGOS SERIES DINOS GENERAL DE SONIPTIUM

DESIGN CONSIDERATIONS WITH FAIRCREE

JEDEO INDUSTRY STANDARO 'B

ATAG JAQUEDATA

APPLICATIONS INFORMATION

FAIRCHICE DRINERING INFORMATION
AND PACKAGE CUTLINES

PAIRCONILD FIELD BALLS OF FIDE SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS

#### 2

### NUMERICAL INDEX OF DEVICES

DEVICE NO.	DESCRIPTION	PAGE
4001B	Quad 2-Input NOR Gate	7-11
4002B	Dual 4-Input NOR Gate	7-11
4006B	18-Stage Static Shift Register	7-13
4007UB	Dual Complementary Pair Plus Inverter	
4008B	4-Bit Binary Full Adder	
4011B	Quad 2-Input NAND Gate	
4012B	Dual 4-Input NAND Gate	
4013B	Dual D Flip-Flop	7-21
4014B	8-Bit Shift Register	
4015B	Dual 4-Bit Shift Register	
4016B	Quad Bilateral Switch	
4017B	5-Stage Johnson Decade Counter	
4018B	Presettable Divide-by-N Counter	
4019B	Quad 2-Input Multiplexer	7-40
4020B	14-Stage Binary Counter	
4021B	8-Bit Shift Register	
4022B	4-Stage Divide-by-8 Johnson Counter	
4023B	Triple 3-Input NAND Gate	
4024B	7-State Binary Counter	
4025B	Triple 3-Input NOR Gate	
4027B	Dual JK Flip-Flop	
4028B	1-of-10 Decoder	
4029B	Synchronous Up/Down, Binary/Decade Counter	
4030B	Quad Exclusive-OR Gate	
4031B	64-Stage Static Shift Register	
4034B	8-Bit Universal Bus Register	
4035B	4-Bit Universal Shift Register	
4040B	12-Stage Binary Counter	
4041B	Quad True/Complement Buffer	
4042B	Quad D Latch	
4043B	Quad R/S Latch with 3-State Outputs	
4044B	Quad R/S Latch with 3-State Outputs	
4045B	21-Stage Binary Counter	
4046B	Micropower Phase-Locked Loop	
4047B	Low Power Monostable/Astable Multivibrator	
4049B	Hex Inverting Buffer	7-102
4050B	Hex Non-Inverting Buffer	
4051B	8-Channel Analog Multiplexer/Demultiplexer	
4052B	Dual 4-Channel Analog Multiplexer/Demultiplexer	
4053B	Triple 2-Channel Analog Multiplexer/Demultiplexer	
4066B	Quad Bilateral Switch	7-114
4067B	16-Channel Analog Multiplexer/Demultiplexer	

### **NUMERICAL INDEX OF DEVICES**


DEVICE NO.	DESCRIPTION	PAGE
4068B	8-Input NAND Gate	7-121
4069UB	Hex Inverter	
4070B	Quad Exclusive-OR Gate	
4071B	Quad 2-Input OR Gate	
4072B	Dual 4-Input OR Gate	7-126
4073B	Triple 3-Input AND Gate	
4075B	Triple 3-Input OR Gate	
4076B	Quad D Flip-Flop with 3-State Outputs	
4077B	Quad Exclusive-NOR Gate	
4078B	8-Input NOR Gate	
4081B	Quad 2-Input AND Gate	
4082B	Dual 4-Input AND Gate	
4085B	Dual 2-Wide, 2-Input AND-OR-Invert Gate	
4086B	4-Wide, 2-Input AND-OR-Invert Gate	7-140
4093B	Quad 2-Input NAND Schmitt Trigger	
4104B	Quad Low Voltage-to-High Voltage Translater with 3-State Outputs	
4510B	BCD Up/Down Counter	
4511B	BCD to 7-Segment Latch/Decoder/Driver	
4512B	8-Input Multiplexer with 3-State Outputs	
4514B	1-of-16 Decoder/Demultiplexer with Input Latch	
4515B	1-of-16 Decoder/Demultiplexer with Input Latch	
4516B	Binary Up/Down Counter	
4518B	Dual 4-Bit Decade Counter	
4519B	Quad 2-Input Multiplexer	
4520B	Dual 4-Bit Binary Counter	
4521B	24-Stage Binary Counter	7-180
4522B	4-Bit BCD Programmable Down Counter	
4526B	4-Bit Binary Programmable Down Counter	
4527B	BCD Rate Multiplier	
4528B	Dual Retriggerable Resettable Monostable Multivibrator	
4531B	13-Input Parity Checker/Generator	7-193
4532B	8-Input Priority Encoder	7-195
4534B	Real Time 5-Decade Counter	
4538B	Dual Precision Monostable Multivibrator	7-200
4539B	Dual 4-Input Multiplexer	
4543B	BCD to 7-Segment Latch/Decoder/Driver for Liquid Crystals	
4553B	3-Digit BCD Counter	7-204
4555B	Dual 1-of-4 Decoder with Active HIGH Outputs	
4556B	Dual 1-of-4 Decoder with Active LOW Outputs	7-208
4557B	1-to-64-Bit Variable Length Shift Register	
4560B	BCD Adder	
4561B	9s Complementer	

### NUMERICAL INDEX OF DEVICES

DEVICE NO.	DESCRIPTION	PAGE
4566B	Industrial Time-Base Generator	. 7-215
4581B	4-Bit Arithmetic Logic Register Unit	
4582B	Lookahead Carry Generator	. 7-218
4583B	Dual Schmitt Trigger	
4702B	Programmable Bit Rate Generator	. 7-224
4703B	16 x 4 Parallel/Serial FIFO	. 7-232
4704B	Data Path Switch	. 7-247
4705B	Arithmetic Logic Register Stack	. 7-252
4706B	Program Stack	. 7-260
4707B	Data Access Register	
4708B	Microprogram Sequencer	
4710B	16 x 4-Bit Clocked RAM with 3-State Output Register	. 7-287
4720B	256-Bit CMOS RAM	. 7-292
4721B	1024-Bit CMOS RAM (256 x 4)	. 7-295
4722B	Programmable Counter/Timer	. 7-298
4723B	Dual 4-Bit Addressable Latch	. 7-307
4724B	8-Bit Addressable Latch	. 7-311
4725B	64-Bit CMOS RAM	. 7-315
4727B	7-Stage Counter	. 7-318
4731B	Quad 64-Bit Static Shift Register	. 7-320
4734B	BCD-to-7-Segment Latch/Decoder/Driver with Ripple Blanking	. 7-322
4735B	2048-Bit CMOS ROM (256 x 8)	. 7-328
4736B	1024-Bit CMOS RAM (1024 x 1)	. 7-338
4737B	7-Stage Counter	. 7-341
4741B	4 x 4 Cross Point Switch	
40014B	Hex Schmitt Trigger	. 7-345
40085B	4-Bit Magnitude Comparator	
40097B	3-State Hex Non-Inverting Buffer	. 7-351
40098B	3-State Hex Inverting Buffer	
40160B	4-Bit Synchronous Decade Counter with Asynchronous Reset	
40161B	4-Bit Synchronous Binary Counter with Asynchronous Reset	. 7-355
40162B	4-Bit Synchronous Decade Counter with Synchronous Reset	. 7-355
40163B	4-Bit Synchronous Binary Counter with Synchronous Reset	. 7-355
40174B	Hex D Flip-Flop	. 7-361
40175B	Quad D Flip-Flop	
40192B	4-Bit Up/Down Synchronous Decade Counter	
40193B	4-Bit Up/Down Synchronous Binary Counter	
40194B	4-Bit Bi-directional Universal Shift Register	
40195B	4-Bit Universal Shift Register	

### AUMERICAL INDEX OF DEVICES

	18 c A-Bit Cladied-RAM with 3-Claip Curiod Registry (100 11 11 11 11 11 11 11 11 11 11 11 11	
	AND THE PROPERTY OF THE PROPER	
	the process of the policy of the process of the policy of	



			C		

NUMERICAL INDEX OF DEVICES

SELECTION GUIDES AND CROSS REFERENCE

FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION

DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS

JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS

TECHNICAL DATA

APPLICATIONS INFORMATION

FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES

FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS

#### 3

FUNCTION	DESCRIPTION	PAGE
Counters		
4017B	5-Stage Johnson Decade Counter	
4018B	Presettable Divide-by-N Counter	7-36
4020B	14-Stage Binary Counter	
4022B	4-Stage Divide-by-8 Johnson Counter	7-47
4024B	7-Stage Binary Counter	
4029B	Synchronous Up/Down, Binary/Decade Counter	
4040B	12-Stage Binary Counter	
4045B	21-Stage Binary Counter	
4510B	BDC Up/Down Counter	
4516B	Binary Up/Down Counter	
4518B	Dual 4-Bit Decade Counter	
4520B	Dual 4-Bit Binary Counter	
4521B	24-Stage Binary Counter	
4522B	4-Bit BCD Programmable Down Counter	
4526B	4-Bit Binary Programmable Down Counter	
4534B	Real Time 5-Decade Counter	
4553B	3-Digit BCD Counter	
4566B	Industrial Time-Base Generator	
4722B	Programmable Counter/Timer	
4727B	7-Stage Counter	
4737B	7-Stage Counter	
40160B	4-Bit Synchronous Decade Counter with Asynchronous Reset	
40161B	4-Bit Synchronous Binary Counter with Asynchronous Reset	
40162B	4-Bit Synchronous Decade Counter with Synchronous Reset	
40163B	4-Bit Synchronous Binary Counter with Synchronous Reset	
40192B	4-Bit Up/Down Synchronous Decade Counter	
40193B	4-Bit Up/Down Synchronous Binary Counter	
.0.002	Occapent Sweet	
Registers		
4006B	18-Stage Static Shift Register	7-13
4014B	8-Bit Shift Register	
4015B	Dual 4-Bit Shift Register	
4021B	8-Bit Shift Register	
4031B	64-Stage Static Shift Register	
4034B	8-Bit Universal Bus Register	
4035B	4-Bit Universal Shift Register	
4557B	1-to-64 Variable Length Shift Register	
4731B	Quad 64-Bit Static Shift Register	
40194B	4-Bit Bi-directional Universal Shift Register	
40195B	4-Bit Universal Shift Register	

FUNCTIO	DESCRI	PTION	PAGE
Decoders a 4028B 4511B 4514B 4515B 4543B 4555B 4556B 4723B 4724B 4734B	BCD to 7-Segment Latch/Decoder/D 1-of-16 Decoder/Demultiplexer with 1-of-16 Decoder/Demultiplexer with BCD to 7-Segment Latch/Decoder/D Dual 1-of-4 Decoder with Active HIG Dual 1-of-4 Decoder with Active LOW Dual 4-Bit Addressable Latch 8-Bit Addressable Latch BCD to 7-Segment Latch/Decoder/D	river Input Latch Input Latch river for Liquid Crystals H Outputs V Outputs	7-150 7-162 7-165 7-203 7-208 7-208 7-307 7-311 7-322
Encoders 4532B	8-Input Priority Encoder	est 4-94 Binary Counter 1-Brock Brosty Couplet Bit 800 Programmable Down Count	7-195
Digital Mu 4019B 4512B 4519B 4539B Analog Sw 4016B 4051B 4052B	Itiplexers Quad 2-Input Multiplexer 8-Input Multiplexer with 3-State Outp Quad 2-Input Multiplexer Dual 4-Input Multiplexer Pitches and Multiplexers/Demultiplexer Quad Bilateral Switch 8-Channel Analog Multiplexer/Demu	rs Itiplexer Demultiplexer	7-40 7-157 7-175 7-201 7-30 7-105
4053B 4066B 4067B 4741B	Triple 2-Channel Analog Multiplexer Quad Bilateral Switch	/Demultiplexer ultiplexer	7-111 7-114 7-117 7-343
Latches 4042B 4043B 4044B 4511B 4543B 4723B 4724B 4734B 40174B 40175B	Quad D Latch Quad R/S Latch with 3-State Output Quad R/S Latch with 3-State Output BCD to 7-Segment Latch/Decoder/D BCD to 7-Segment Latch/Decoder/D Dual 4-Bit Addressable Latch 8-Bit Addressable Latch BCD to 7-Segment Latch/Decoder/D Hex D Flip-Flop	s s rriver rriver for Liquid Crystals	7-81 7-84 7-88 7-150 7-203 7-307 7-311 7-322 7-361

#### 3

FUNCTI	ON DESCRIPTION	PAGE
Translat	ors another besides	
4104B	Quad Low Voltage-to-High Voltage Translator with 3-State Outputs	7-143
Arithmo	tic Operators	
4008B	4-Bit Binary Full Adder	7-17
4527B	BCD Rate Multiplier	
4531B	12-Bit Parity Checker/Generator	
4532B	8-Input Priority Encoder	
4560B	BCD Adder	
4561B	9s Complementer	7-214
4581B	4-Bit Arithmetic Logic Register Unit	7-216
4582B	Carry Lookahead Generator	
4704B	Data Path Switch	
4705B	Arithmetic Logic Register Stack	
4707B	Data Access Register	
4708B	Microprogram Sequencer	
40085B	4-Bit Magnitude Comparator	
NAND C	Support than School Support than Support than Support to Support than Support to Support than Support to Suppo	
4011B	Quad 2-Input NAND Gate	7 10
4012B	Dual 4-Input NAND Gate	
4023B	Triple 3-Input NAND Gate	
4068B	8-Input NAND Gate	
4093B	Quad 2-Input NAND Schmitt Trigger	7-142
	COLLEGE PROPROSE CONTRACTOR OF THE COLLEGE CONTRACTOR OF THE COLLEGE C	
AND Ga	ates	
4073B	Triple 3-Input AND Gate	
4081B	Quad 2-Input AND Gate	
4082B	Dual 4-Input AND Gate	
NOR G		
4001B	ates Quad 2-Input NOR Gate	
4001B	Dual 4-Input NOR Gate	
4025B	Triple 3-Input NOR Gate	
4078B	8-Input NOR Gate	
OR Gate		
4071B	Quad 2-Input OR Gate	7-125
4072B	Dual 4-Input OR Gate	
4075B	Triple 3-Input OR Gate	7-128

FUNCTIO	N DESCRIPTION	PAGE
Invertors	and Buffers	
4041B	Quad True/Complement Buffer	7-79
4041B	Hex Inverting Buffer	
4049B 4050B	Hex Non-Inverting Buffer	
4069UB	Hex Inverter	
40090B	3-State Hex Non-Inverting Buffer	
40097B 40098B	3-State Hex Inverting Buffer	
400986	5-Input Priority Endeder	
Complex	Gates	
4007UB	Dual Complementary Pair Plus Inverter	7-15
4030B	Quad Exclusive-OR Gate	
4070B	Quad Exclusive-OR Gate	7-124
4077B	Quad Exclusive-NOR Gate	
4085B	Dual 2-Wide, 2-Input AND-OR-Invert Gate	
4086B	4-Wide, 2-Input AND-OR-Invert Gate	7-140
4093B	Quad 2-Input NAND Schmitt Trigger	7-142
4583B	Dual Schmitt Trigger	
40014B	Hex Schmitt Trigger	7-345
Flip-Flops	Clued 2-Input NAIND Gate	
4013B	Dual D Flip-Flop	7-21
4027B	Dual JK Flip-Flop	7-54
4076B	Quad D Flip-Flop with 3-State Outputs	7-129
40174B	Hex D Flip-Flop	
40175B	Quad D Flip-Flop	
Memories		
4703B	16 x 4 Parallel/Serial FIFO	7-232
4706B	Program Stack	
4710B	16 x 4-Bit Clocked RAM with 3-State Output Register	
4720B	256-Bit CMOS RAM	
4721B	1024-Bit CMOS RAM (256 x 4)	7-295
4725B	64-Bit CMOS RAM	
4735B	2048 Bit CMOS ROM (256 x 8)	
4736B	1024-Bit CMOS RAM (1024 x 1)	7-338
Frequency	y Generator	
4702B	Programmable Bit Rate Generator	7-224
361 4	Orall A Indian D.R. Gene	
	tors, Phase-Locked Loops, Timers	
4046B	Micropower Phase-Locked Loop	7-93
4047B	Low-Power Monostable/Astable Multivibrator	
4528B	Dual Retriggerable Resettable Monostable Multivibrator	
4538B	Dual Precision Monostable Multivibrator	
4722B	Programmable Counter/Timer	7-298

Fairchild	RCA	Motorola	National	Solid State Scientific	Texas Instruments
4001B	CD4001A/B	MC14001A/B	CD4001A/B	SCL4001A/B	TP4001A/B
4002B	CD4002A/B	MC14002A/B	CD4002A/B	SCL4002A/B	TP4002A/B
4006B	CD4006A/B	MC14006A/B	CD4006A/B	SCL4006A/B	
4007UB	CD4007A/UB	MC14007A/UB	CD4007A/UB	SCL4007A/UB	TP4007A/U
4008B	CD4008A/B	MC14008A/B	CD4008A/B	SCL4008A/B	TP4008A/B
4011B	CD4011A/B	MC14011A/B	CD4011A/B	SCL4011A/B	TP4011A/B
4012B	CD4012A/B	MC14012A/B	CD4012A/B	SCL4012A/B	TP4012A/B
4013B	CD4013A/B	MC14013A/B	CD4013A/B	SCL4013A/B	TP4013A/B
4014B	CD4014A/B	MC14014A/B	CD4014A/B	SCL4014A/B	TP4014A/B
4015B	CD4015A/B	MC14015A/B	CD4015A/B	SCL4015A/B	TP4015A/B
4016B	CD4016A/B	MC14016A/B	CD4016A/B	SCL4016A/B	TP4016A/B
4017B	CD4017A/B	MC14017A/B	CD4017A/B	SCL4017A/B	TP4017A/B
4018B	CD4018A/B	MC14018A/B	CD4018A/B	SCL4018A/B	TP4018A/B
4019B	CD4018A/B	WIC14010A/B	CD4019A/B	SCL4018A/B SCL4019A/B	TP4019A/B
4019B	CD4020A/B	MC14020A/B	CD4019A/B CD4020A/B	SCL4020A/B	TP4019A/B
4004.0	OD 4004 A /D	1404 4004 A /D	0D4004 A /D	001 4004 4 /D	TD4004 A /D
4021B	CD4021A/B	MC14021A/B	CD4021A/B	SCL4021A/B	TP4021A/B
4022B	CD4022A/B	MC14022A/B	CD4022A/B	SCL4022A/B	TP4022A/B
4023B	CD4023A/B	MC14023A/B	CD4023A/B	SCL4023A/B	TP4023A/B
4024B	CD4024A/B	MC14024A/B	CD4024A/B	SCL4024A/B	TP4024A/B
4025B	CD4025A/B	MC14025A/B	CD4025A/B	SCL4025A/B	TP4025A/B
4027B	CD4027A/B	MC14027A/B	CD4027A/B	SCL4027A/B	TP4027A/B
4028B	CD4028A/B	MC14028A/B	CD4028A/B	SCL4028A/B	TP4028A/B
4029B	CD4029A/B		CD4029A/B	SCL4029A/B	TP4029A/B
4030B	CD4030A/B		CD4030A/B	SCL4030A/B	TP4030A/B
4031B	CD4031A/B		CD4031A/B		
4034B	CD4034A/B	MC14034A/B	CD4034A/B	SCL4034A/B	
4035B	CD4035A/B	MC14035A/B	CD4035A/B	SCL4035A/B	TP4035A/B
4040B	CD4040A/B	MC14040A/B	CD4040A/B	SCL4040A/B	TP4040A/B
4041B	CD4041A/B		CD4041A/B	SCL4041A/B	TP4041A/B
4042B	CD4042A/B	MC14042A/B	CD4042A/B	SCL4042A/B	TP4042A/B
4043B	CD4043A/B	MC14043A/B	CD4043A/B	SCL4043A/B	TP4043A/B
4044B	CD4044A/B	MC14044A/B	CD4044A/B	SCL4044A/B	TP4044A/B
4045B	CD4045A/B		00 10 111110	00210111110	10111112
4046B	CD4046A/B	MC14046A/B	CD4046A/B	SCL4046A/B	
4047B	CD4047A/B		CD4047A/B		TP4047A/B
4049B	CD4049A/UB	MC14049A/UB	CD4049A/UB	SCL4049A/UB	TP4049A/U
4050B	CD4050A/B	MC14050A/B	CD4050A/B	SCL4050A/B	TP4050A/B
4051B	CD4051A/B	MC14051A/B	CD4051A/B	SCL4051A/B	TP4051A/B
4052B	CD4052A/B	MC14052A/B	CD4052A/B	SCL4052A/B	TP4052A/B
4053B	CD4053A/B	MC14053A/B	CD4053A/B	SCL4053A/B	TP4053A/B
4066B	CD4066A/B	MC14066A/B	CD4066A/B	SCL4066A/B	TP4066A/B
4067B	CD4067B	MIC 14000A/B	ODTOOM/B	JOE TOOOM/D	11 4000A/B
4067B	CD4067B	MC14068B		SCL4068B	TP4068B
4069UB	CD4069UB	MC14069UB	CD4069UB	SCL4068B SCL4069UB	TP4069UB
4070B	CD4070B	MC14070B	CD4070B	SCL40090B	11400900
4071P	CD4074 B	MC14071D	CD40745	501.40745	TD40745
4071B	CD4071B	MC14071B	CD4071B	SCL4071B	TP4071B
4072B	CD4072B	MC14072B	0040707	SCL4072B	TP4072B
4073B	CD4073B	MC14073B	CD4073B	SCL4073B	TP4073B
4075B	CD4075B	MC14075B	CD4075B	SCL4075B	TP4075B
4076B	CD4076B	MC14076B	CD4076B	SCL4076B	

Fairchild	RCA	Motorola	National	Solid State Scientific	Texas Instruments
4077B	CD4077B	MC14077B	Englishe Kills	SCL4077B	21000
4078B	CD4078B	MC14078B	STANDONILL	SCL4078B	TP4078B
4081B	CD4081B	MC14081B	CD4081B	SCL4081B	TP4081B
4082B	CD4082B	MC14082B	I SULAVOOR LON	SCL4082B	TP4082B
4085B	CD4085B	W.A.Soderab	A BLAG DATE	BIABUDACO	18086
4086B	CD4086B	asstroita	To spar for son	C04931/4/III	81709
4093B	CD4093B	MC14093B	CD4093B	SCL4093B	HE HE
4104B		0.40334.00	HATTON 106	21,984,090.0	
4510B	CD4510B	MC14510B	CD4510B	SCL14510B	
4511B	CD4511B	MC14511B	CD4511B	SCL14511B	TP4511B
4512B		MC14512B	- ELABORATO	SCL14512B	TP4512A/E
4514B	CD4514B	MC14514B	A CANDOTTO	SCL14514B	
4515B	CD4515B	MC14515B	OLSE CALS	SCL14515B	93108
4516B	CD4516B	MC14516B	CD4516B	SCL14516B	
4518B	CD4518B	MC14518B	CD4518B	SCL14518B	TP4518A/E
4519B	6-A replace	MC14519B	CD4519B	Box 1205GD	TP4519A/E
4520B	CD4520B	MC14520B	CD4520B	SCL14520B	TP4520A/E
4521B		MC14521B	The Branch Bl	BIGUES	
4522B	THE STATE OF	MC14522B	- BARBANA	SCL4522B	TP4522A/E
4526B	\$14.80 BLO	MC14526B		SCL14526B	TP4526A/E
4527B	CD4527B	MC14527B	CD4527B	SCL14527B	87500
4528B	CD4098B	MC14528B	Bussiners	SCL14528B	
4531B	BUURSON JOS	MC14531B		SCL14531B	TP4531A/
4532B	CD4532B	MC14532B		BYA0509412	
4534B		MC14534B		514(8)402	3474304
4538B	B.Astokini	MC14538B	abancontol	# HALESONGS	818271
4539B	31A3096309	MC14539B	STARREST OF		TP4539A/8
4543B	(1) · 包含() 对对 (1)	MC14543B	Bis late to	SERVICE SERVICES	
4553B	BLASSELIS	MC14553B		4644403	S150a
4555B	CD4555B	MC14555B	Stachency	SCL14555B	20000
4556B	CD4556B	MC14556B	5\ADIDAKS 8\ANDIDAKS		10438 010600
4557B	- CANADA DE	MC14557B	Section 1	B ARRONGO	33104
4560B		MC14560B	BLABOORFO	3.A010103	58301
4561B 4566B		MC14561B MC14566B		Alayeblas	98300
4581B	CD40181B	MC14581B	BLAAGMONTO	SCL14581B	TP4581A/E
4582B	CD40181B	MC14581B	An Avergania	SCL14581B	TP4582A/E
4583B	00401020	MC14583B	ENATREATO	3CL14302B	174502A/L
4702B		WIC14303B	N. ALLEGO EUR	In Addition	1 3 10 10 10 10
4703B		BYAUTOSOL	PHARESALD	DIAGRAND	86202
4704B		i suemen	Invasions.	00000000000000000000000000000000000000	95001
4705B				0180800	SYSTEM
4706B			6836910		0.0000
4700B		at the second	SURRETO	au escapo	Division
4707B		emakes	2000013	acrnedo	gp (pa
4710B		STORU	atmens	letruAgo	1 arabi
4710B	**CD4061A		THE STORYS	esmeat	BEET B
4721B	CDP1822	BETGIO!	MM74C920	THE PARTY NAMED IN	2000
4722B	. All top 15	5320503	WWW740320	1 Sethios	98504
		and the same	The state of the s	Tellanda .	99100

<sup>\*</sup>This device is a functional equivalent only.

\*\*This device is a pin-for-pin compatible if leads 4 and 8 are tied together.

Fairchild	RCA	Motorola	National	Solid State Scientific	Texas Instruments
4724B	CD4099B*		CD4724B		
4725B	A CANADA SILINA		MM74C89	DESCRIPTION OF	Pertuga
4727B	arminal and	The position of the			
4731B					
4734B		MC14513B			930 minst
4735B			3 100		SIG Septemble
4736B	CDP1821		MM74C929		Learning School
4737B			111117 10020		
4741B					
40014B	CD40106B	MC14584B	MM74C14		
40085B		*MC14585B	MM74C85	*SCL14585B	
40097B		MC14503B	MM80C97	002140000	
40098B			MM80C98		
40160B		MC14160B	MM74C160	SCL4160B	TP4360B
40161B		MC14161B	MM74C161	SCL4161B	TP4361B
40162B		MC14162B	MM74C162	SCL4162B	TP4362B
40163B	100	MC14163B	MM74C163	SCL4163B	TP4363B
40174B		MC14174B	MM74C174		
40175B		MC14175B	MM74C175		
40192B	CD40192B		MM74C192		
40193B	CD40193B	laming the laming	MM74C193	i signific	Forestature
40194B	CC40193B	MC14194B	101101740193		
40195B	33401948	WIC14194B	MM74C195	in the same	vss13e2

<sup>\*</sup>This device is a functional equivalent only.


\*This device is a pin-for-pin compatible if leads 4 and 8 are tied together.

## PACKAGE CODE CROSS REFERENCE

Package	Fairchild	RCA	Motorola	National	Solid State Scientific	Texas Instruments
Plastic DIP	Р	E	.Р	N	E	N
Ceramic DIP	D	D or F	L	D	D	J
Ceramic Flatpak	F	К	stratu_ j= /	F	F	1 -000

### TEMPERATURE CODE CROSS REFERENCE

Temperature Range	Fairchild	RCA	Motorola	National	Solid State Scientific	Texas Instruments
Military	М	D, K, F	A	54CXX	D, F	TF
(-55°C to		Packages		70CXX	Packages	
+125°C)		Only		M	Only	
Commercial	С	E	С	С	E	TP
+85°C		Package Only			Package Only	
Commercial		-	_	74CXX	-	TL
(0°C to +70°C)				80CXX		



INTRODUCTION	
NUMERICAL INDEX OF DEVICES	
SELECTION GUIDES AND CROSS REFERENCE	
	55%
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION	
DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS	
JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS	
	-
TECHNICAL DATA	
APPLICATIONS INFORMATION	
FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES	
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	1

ADITOUGONTIAL

NUMBERICAL INDEX OF DEVICES

SELECTION GUIDES AND CROSS REFERENCE

PAIROHIUD 4000B SERIES CIMOS GENERAL DETICRIETION

DEBIGN CONSIDERATIONS WITH FAIRC 14.09
40/008 SERIES CMOS

SERIES CALOS SPECIFICATIONS

TECHNICAL DATA

APPILICATIONS INFORMATION

FAIRCHLE CHOERING INFORMATION

EALECIACO FIELD SALES OFFICES SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS

# FAIRCHILD 4000

## SERIES CMOS

GENERAL DESCRIPTION — Fairchild CMOS logic combines popular 4000 series functions with the advanced Isoplanar C process. The result is a logic family with a superior combination of noise immunity and standardized drive characteristics. Under static conditions, these devices dissipate very low power, typically 10 nW per gate. The low power combined with the wide (3 to 15 V) recommended operating supply voltage requirement greatly minimizes power supply costs. The CMOS family is designed with standardized output drive characteristics which, combined with relative insensitivity to output capacitance loading, simplify system design.

- LOW POWER TYPICALLY 10 nW PER GATE STATIC
- WIDE OPERATING SUPPLY VOLTAGE RANGE –
   3 TO 15 V RECOMMENDED
   18 V ABSOLUTE MAXIMUM
- HIGH NOISE IMMUNITY
- BUFFERED OUTPUTS STANDARDIZE OUTPUT DRIVE AND REDUCE VARIATION OF PROPAGATION DELAY WITH OUTPUT CAPACITANCE
- HIGH DC FAN OUT GREATER THAN 50

#### ISOPLANAR C

The Fairchild CMOS logic family uses Isoplanar C for high performance. This technology combines local oxidation isolation techniques with silicon gate technology to achieve an approximate 35% to 100% savings in area as shown in Figure 4-1a. Operating speeds are increased due to the self-alignment of the silicon gate and reduced sidewall capacitance.

Conventional CMOS circuits are fabricated on an n-type substrate as shown in Figure 4-1b. The p-type substrate required for complementary n-channel MOS is obtained by diffusing a lightly doped p-region into the n-type substrate. Conventional CMOS fabrication requires more chip area and has slower circuit speeds than Isoplanar C CMOS. This is a result of the n+ or p+ channel stop which surrounds the p- or n-channels respectively in conventional metal gate CMOS. Silicon gate CMOS (Figure 4-1c) has a negligible reduction in area, though transient performance is improved.




Fig. 4-1a. ISOPLANAR C CMOS STRUCTURE REDUCES AREA 35%




Fig. 4-1b. CONVENTIONAL METAL GATE CMOS STRUCTURE




Fig. 4-1c. CONVENTIONAL SILICON GATE CMOS STRUCTURE REDUCES AREA 8%

#### FAIRCHILD 4000 SERIES CMOS

#### **FULLY BUFFERED CONFIGURATION DESCRIPTION**

Fairchild CMOS logic is designed with the system user in mind. Output buffering is used on all devices to achieve high performance, standardized output drive, highest noise immunity and decreased as sensitivity to output loading. Figure 4-2 illustrates a conventional unbuffered 2-Input NOR Gate. Either n-channel transistor connected to V<sub>SS</sub> (ground) conducts when either input is HIGH, causing the output to go LOW through the ON resistance of the device. If both inputs are HIGH, both n-channel devices are on; effectively halving the ON resistance, thereby making the output impedance (and bence fall time) a function of input variables. Similarly the p-channel devices are switched on by LOW signals; i.e., when both inputs are LOW, conduction from V<sub>DD</sub> to the output will occur.

Since the p-channel devices are in series, their ON resistance must be decreased (larger chip area) to hold output HIGH impedance within specification. As the number of gate inputs increases, even larger p-channel devices are required, and the output impedance to  $V_{SS}$  becomes even more pattern sensitive.

A conventional unbuffered CMOS 2-Input NAND Gate interchanges the parallel and serial transistor gating to achieve the NAND function (Figure 4-3). The changes in output resistance then move to the p-channel transistors connected to  $V_{DD}$ , while the n-channel devices must be increased in size due to their serial connection.

Fairchild CMOS uses small geometry logic transistors to generate the required function which drive standard low impedance output buffers (Figures 4-4 and 5). This technique reduces chip size, since only two large output transistors are required and rise and fall times are independent of input pattern. Buffered outputs also increase system speeds and make propagation delay less sensitive to output capacitance. Figure 4-6 illustrates typical propagation delay vs. output capacitance for conventional and buffered CMOS Gates.

Another advantage of the Fairchild approach is improved noise immunity. Because of the increased voltage gain, nearly ideal transfer characteristics are realized as shown in Figure 4-7. The high gain (greater than 10,000) also provides significant pulse shaping; the waveforms of Figures 4-8 and 9 compare the output waveforms of conventional and buffered CMOS gates. For input transition times of 100 ns or less, the outputs of both gate types are similar. When the input transitions are stretched to one microsecond, the conventional gate exhibits increased transition times while the buffered gate has unchanged output transition times. This feature eliminates progressive deterioration of pulse characteristics in a system. The combination of Isoplanar C and buffered outputs results in new standards of CMOS logic performance.




Fig. 4-2. CONVENTIONAL NON-BUFFERED 2-INPUT NOR GATE




Fig. 4-3. CONVENTIONAL NON-BUFFERED 2-INPUT NAND GATE




Fig. 4-4. FAIRCHILD 4001B FULLY BUFFERED NOR GATE






Fig. 4-5. FAIRCHILD 4011B FULLY BUFFERED NAND GATE


4


Fig. 4-6 COMPARISON OF PROPAGATION **DELAY VS LOAD CAPACITANCE FOR** CONVENTIONAL AND FULLY **BUFFERED NAND GATES ≈** 300 CD4011A - tPLH PROPAGATION DELAY 000 100 CD4011A - tPHL 40118 - tPHL tPHL the 50 tPLH, 1 4011B - tPLH VDD = 5.0 V 150


CL - LOAD CAPACITANCE - pF













MANUTARIAN SE MONTARIO MONTARIAN SE MONTARIO MONTARIAN SE MONTARIO Y 1348 SEA RESOLUTION WILLIAM SEA RESOLUTION DELLA CONTRARIO DELLA CONTRARI




MEGATION CONTROL OF THE STATE OF CONTROL OF A SPECIAL TO CONTROL OF STATE O



44 ph 40 248AR TURM DINOD SVITINGS OT BULRISA IN OT SMALL LA VALUA ORA LINSOLINASMAD





	INTRODUCTION	
	NUMERICAL INDEX OF DEVICES	
	SELECTION GUIDES AND CROSS REFERENCE	
	FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION	
>	DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS	
	JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS	
	TECHNICAL DATA	
	APPLICATIONS INFORMATION	
	FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES	9
	FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	1

MOIT DUGGETIME

MUNERICAL INDEX OF DEVICES

SELECTION GUIDES AND ORUSE REFERENCE

ANIGHED MODE SERIES CHOS

DESTON CONSIDERATIONS WITH PARICHEL 
JOHN SERIES CMUS

JEDEC INDUSTRY STANDARD 'S SERIES CAJOS SESCIFICATIONS

ATAG JASSINGST

APPLICATIONS INFORMATION

PARROHALD CRIDERING INFOR

VAIRCHILD FIELD SALES OFFICES
SALES REPRESENTATIVES AND
DISTRIBUTOR LOCATIONS

# DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS

#### INTRODUCTION

Complementary MOS digital logic building blocks of SSI and MSI complexity have been hailed as the ideal logic family. They are rapidly gaining popularity as more and more manufacturers introduce increasing numbers of parts at reasonable prices.

Originally designed for aerospace applications, CMOS now finds its way into portable instruments, industrial and medical electronics, automotive applications and computer peripherals, besides dominating the electronic watch market.

In late 1973, Fairchild introduced the Fairchild 4000B CMOS family, using Isoplanar technology to achieve superior electrical performance. Most of these devices are functional equivalents and pin-for-pin replacements of the well-known 4000 series; some are equivalent to TTL circuits and some are proprietary logic designs.

A few CMOS devices, such as bidirectional analog switches, exploit the unique features of CMOS technology; some take advantage of the smaller device size and higher potential packing density to achieve true LSI complexity; but most of the available CMOS elements today are of SSI and MSI complexity and perform logic functions that have been available in DTL or TTL for many years. Therefore, it is both helpful and practical to compare the performance of CMOS with that of

the more familiar DTL/TTL (Figure 5-1). The TTL to CMOS Comparison Guide in Section 3 lists numerous CMOS circuits that are pinout identical to their TTL counterparts, others that are functionally identical only, still others that are similar and, in most cases, offer added features.

CMOS speed is comparable to 74L-TTL and DTL, and about three to six times slower than TTL or Low Power Schottky (LS-TTL). Voltage noise immunity and fan out are almost ideal, supply voltage is noncritical, and the quiescent power consumption is close to zero-several orders of magnitude lower than for any competing technology.

#### POWER CONSUMPTION

Under static conditions, the p-channel (top) and the n-channel (bottom) transistors are not conducting simultaneously, thus only leakage current flows from the positive ( $V_{DD}$ ) to the negative ( $V_{SS}$ ) supply connection. This leakage current is typically 0.5 nA per gate, resulting in very attractive low power consumption of 2.5 nW per gate (at 5 V).

Whenever a CMOS circuit is exercised, when data or clock inputs change, additional power is consumed to charge and discharge capacitances (on-chip parasitic capacitances as well as load capacitances). Moreover, there is a short time during the transition when both the top and the bottom transistors are partially conducting. This dynamic power consumption is

PARAMETER	STANDARD TTL	74L	DTL	LOW POWER SCHOTTKY	FAIRCHILD 4000B CMOS 5 V SUPPLY	FAIRCHILD 4000B CMOS 10 V SUPPLY	
PROPAGATION DELAY (GATE)	10 ns	33 ns	30 ns	5 ns	40 ns	20 ns	
FLIP-FLOP TOGGLE FREQUENCY	35 MHz	3 MHz	5 MHz	45 MHz	8 MHz	16 MHz	
QUIESCENT POWER (GATE)	10 mW	1 mW	8.5 mW	2 mW	10 nW	10 nW	
NOISE IMMUNITY	1 V	1 V	1 V	0.8 V	2 V	4 V	
FAN OUT	10	10	8	20	50*	50*	

OR AS DETERMINED BY ALLOWABLE PROPAGATION DELAY

Fig. 5-1 CMOS COMPARED TO OTHER LOGIC FAMILIES

obviously proportional to the frequency at which the circuit is exercised, to the load capacitance and to the square of the supply voltage. As shown in *Figure 5-2*, the power consumption of a CMOS gate exceeds that of a Low Power Schottky gate somewhere between 500 kHz and 2 MHz of actual output frequency.

At 100 transitions per second, the dynamic power consumption is far greater than the static dissipation; at one million transitions per second, it exceeds the power consumption of LS-TTL. Comparing the power consumption of more complex devices (MSI) in various technologies may show a different result. In any complex design, only a small fraction of the gates actually switch at the full clock frequency, most gates operate at a much lower average rate and consume, therefore, much less power.


A realistic comparison of power consumption between different technologies involves a thorough analysis of the average switching speed of each gate in the circuit. The small static supply current,  $I_{\mbox{\scriptsize DD}}$  is specified on individual data sheets for 5, 10 and 15 V. The dynamic power dissipation for 5, 10 and 15 V, 15 and 50 pF may be found in graph form for frequencies of 100 Hz to 10 MHz. The total power may be calculated,  $P_{\mbox{\scriptsize T}}=(I_{\mbox{\scriptsize DD}})$   $\times$  VDD) + dynamic power dissipation.

#### SUPPLY VOLTAGE RANGE

CMOS is guaranteed to function over the unprecedented range of 3 to 15 V supply voltage. Characteristics are guaranteed for 5, 10 and 15 V operation and can be extrapolated for any voltage in between. Operation below 4.5 V is not very meaningful because of the increase in delay (loss of speed), the increase in output impedance and the loss of noise immunity. Operation above 15 V is not recommended because of high dynamic power consumption and risk of noise spikes on the power supply exceeding the breakdown voltage (typ  $\!>\!20$  V), causing SCR-latch-up and destroying the device unless the current is externally limited.

The lower limit of power supply voltage, including ripple, is determined by the required noise immunity, propagation delay or interface to TTL. The upper limit of supply voltage, including ripple and transients, is determined by power dissipation or direct interface to TTL. The 4049B, 4050B, 4104B, 40097B and 40098B provide level translation between TTL and CMOS when CMOS supply voltages over 5 V are used. While devices are usable to 18 V, operation above 12 V is discouraged for reasons of power dissipation.

Low static power consumption combined with wide supply voltage range make CMOS the ideal logic family for battery operated equipment.





very sensitive to capacitive loading. See *Figure 5-3*. The Fairchild 4000B family uses both advanced processing (Isoplanar) and improved circuit design (buffered gates) to achieve propagation delays and output rise times that are superior to any other junction-isolated CMOS design. (Silicon-on-sapphire, SOS, can achieve similar performance but at a substantial cost penalty).


Isoplanar processing achieves lower parasitic capacitances which reduce the on-chip delay and increase the maximum toggle frequency of flip-flops, registers and counters. Buffering all outputs, even on gates, results in lower output impedance and thus reduces the effect of capacitive loading.

Propagation delay is affected by three parameters: capacitive loading, supply voltage, and temperature.

Historically, semiconductor manufacturers have always specified the propagation delay at an output load of 15 pF, not because anybody considers this a representative systems environment, but rather because it was the lowest practical test-jig capacitance. It also generated the most impressive specifications. TTL with an output impedance less than 100  $\Omega$  is little affected by an increase in capacitive loading; a 100 pF load increases the delay by only about 4 ns. CMOS, however, with an output impedance of 1 k $\Omega$  (worst case at 5 V) is 10 times more sensitive to capacitive loading. Figure 5-4 shows the positive- and negative-going delays as a function of load capacitance. It should be noted that the older, unbuffered gates have an even higher output impedance, a larger dependence on output loading, and do not show the same symmetry.









## Supply Voltage Effect

Figure 5-5 shows propagation delay as a function of supply voltage and again indicates the symmetry of the positive- and negative-going delays. Increasing the supply voltage from 5 to 10 V more than doubles the speed of CMOS gates. Increasing the supply voltage to 15 V almost doubles the speed again, but, as mentioned before, results in a significant increase in dynamic power dissipation.


The best choice for slow applications is 5 V. For reasonably fast systems, choose 10 or 12 V. Any application requiring 15 V to achieve short delays and fast operation should be investigated for excessive power dissipation and should be weighed against an LS-TTL approach.






## **Temperature Effect**


Figure 5-6 shows propagation delay as a function of ambient temperature. The temperature dependence of CMOS is much simpler than with TTL, where three factors contribute—increase of beta with temperature, increase of resistor value with temperature, and decrease of junction forward voltage drop with increasing temperature. In CMOS, essentially only the carrier mobility changes, thus increasing the impedance and hence the delay with temperature. For 4000B devices, this temperature dependence is less than 0.3% per °C, practically linear over the full temperature range. Note that the commercial temperature range is -40 to +85°C rather than the usual 0 to +75°C.





CMOS delays increase with temperature. They are very sensitive to capacitive loading but can be reduced by increasing the supply voltage to 10 or even 15 V.

To determine propagation delays, the effects of capacitive loading, supply voltage, manufacturing tolerances and ambient temperature must be considered. Start with the values of tp\_H (propagation delay, a LOW-to-HIGH output transition) and tpHL (propagation delay, a HIGH-to-LOW output transition) given in the individual data sheets. Delay values for VDD at 5, 10 and 15 V and output capacity of 50 pF is provided. Manufacturing tolerances account for the differences between MIN, TYP and MAX. Starting with the nearest applicable delay value, correct for effects of capacitive loading, ambient temperature and supply voltage using the general family characteristics of Section 7.



## **NOISE IMMUNITY**

One of the most advertised and also misunderstood CMOS features is noise immunity. The input threshold of a CMOS gate is approximately 50% of the supply voltage and the voltage transfer curve is almost ideal. As a result, CMOS can claim very good voltage noise immunity, typically 45% of the supply voltage, i.e., 2.25 V in a 5 V system, 4.5 V in a 10 V system. Compare this with the TTL transfer curve in Figure 5-5 and its resultant 1 V noise immunity in a lightly loaded system and only 0.4 V worst case.

Since CMOS output impedance, output voltage and input threshold are symmetrical with respect to the supply voltage, the LOW and HIGH level noise immunities are practically equal. Therefore, a CMOS system can tolerate ground or VDD drops and noise on these supply lines of more than 1 V, even in a 5 V system. Moreover, the inherent CMOS delays act as a noise filter; 10 ns spikes tend to disappear in a chain of CMOS gates, but are amplified in a chain of TTL gates. Because of these features, CMOS is very popular with designers of industrial control equipment that must operate in an electrically and electromagnetically "polluted" environment.

Unfortunately these impressive noise margin specifications disregard one important fact: the output impedance of CMOS is 10 to 100 times higher than that of TTL. CMOS interconnections are therfore less "stiff" and much more susceptible to capacitively coupled noise. In terms of such current injected crosstalk from high noise voltages through small coupling capacitances, CMOS has about six times *less* noise margin than TTL. It takes more than 20 mA to pull a TTL output into the threshold region, but it takes only 3 mA to pull a CMOS output into the threshold of a 5 V system.


The nearly ideal transfer characteristic and the slow response of CMOS circuits make them insensitive to low voltage, magnetically coupled noise. The high output impedance, however, results in a poor rejection of capacitively coupled noise.

## INTERFACE TO TTL

When CMOS is operated with a 5 V power supply, interface to TTL is straightforward. The input impedance of CMOS is very high, so that any form of TTL will drive CMOS without loss of fan out in the LOW state. Unfortunately, most TTL has insufficient HIGH state voltage (typically 3.5 V) to drive CMOS reliably. A pull up resistor (1 k $\Omega$  to  $10~k\Omega$ ) from the output of the TTL device to the 5 V power supply will effectively pull the HIGH state level to 4.5 V or above. Alternately, DTL Hex inverters may be used between the TTL and CMOS. 9LS Low Power Schottky and 93L00 Low Power TTL/MSI utilize the unique output configuration shown in Figure 5-8 to pull its output to VCC-VBC or approximately 4.3 V when lightly loaded.

All Fairchild 4000B logic elements will drive a single 9LS Low Power Schottky input fan in directly. A 9LS Hex inverter such as the 9LS04 makes an excellent low cost TTL buffer with a fan out of 20 into 9LS or 5 into standard TTL. Alternately, the 4049B and 4050B Hex buffers may be used to drive a fan out of 8 into 9LS or 2 into standard TTL.

When operating CMOS at voltage higher than 5 V direct interface to TTL cannot be used. The 4104B Quad Level Translator converts TTL levels to high voltage CMOS up to 15 V. The 4049B and 4050B Hex Buffers will accept high voltage CMOS levels up to 15 V and drive 2 standard TTL loads.



### INPUT/OUTPUT CAPACITY

CMOS devices exhibit input capacities in the 1.5 to 5 pF range and output capacity in the 3 to 7 pF range.

## OUTPUT IMPEDANCE


All Fairchild 4000B logic devices employ standardized output buffers. Section 7 details output characteristics. It should be noted that these impedances do not change with input pattern as do conventional CMOS gates. Buffers, analog switches and analog multiplexers employ special output configurations which are detailed in individual data sheets.

## INPUT PROTECTION

The gate input to any MOS transistor appears like a small (<1 pF) very low leakage (<10<sup>-12</sup> A) capacitor. Without special precautions, these inputs could be electrostatically charged to a high voltage, causing a destructive breakdown of the dielectric and permanently damaging the device. Therefore, all CMOS inputs are protected by a combination of series resistor and shunt diodes. Various manufacturers have used different approaches; some use a single diode, others use two diodes, and some use a resistor with a parasitic substrate diode.

Each member of the Fairchild 4000B family utilizes a series resistor, nominally 200  $\Omega$ , and two diodes, one to  $V_{DD}$ , and the other to  $V_{SS}$  (Figure 5-9). The resistor is a poly-silicon "true resistor" without a parasitic substrate diode. This ensures that the input impedance is always at least 200  $\Omega$  under all biasing conditions, even when  $V_{DD}$  is short circuited to  $V_{SS}$ . A parasitic substrate diode would represent a poorly defined shunt to  $V_{SS}$  in this particular case.

The diodes exhibit typical forward voltage drops of 0.9 V at 1 mA and reverse breakdowns of 20 V for D1 and 20 V for D2. For certain special applications such as oscillators, the diodes actually conduct during normal operation. However, currents must be limited to 10 mA.



## HANDLING PRECAUTIONS

All MOS devices are subject to damage by large electrostatic charges. All Fairchild 4000B devices employ the input protection described in *Figure 5-9*, however, electrostatic damage can still occur. The following handling precautions should be observed.

- All Fairchild 4000B devices are shipped in conducting foam or antistatic tubes. They should be removed for inspection or assembly using proper precautions.
- lonized air blowers are recommended when automatic incoming inspection is performed.
- Fairchild 4000B devices, after removal from their shipping material, should be placed leads down on a grounded surface. Conventional cookie tins work well. Under no circumstances should they be placed in polystyrene foam or plastic trays used for shipment and handling of conventional ICs.
- Individuals and tools should be grounded before coming in contact with 4000B devices.
- Do not insert or remove devices in sockets with power applied. Ensure power supply transients, such as occur during power turn-on or off; do not exceed maximum ratings.
- In the system, all unused inputs must be connected to either a logic HIGH or logic LOW level such as V<sub>SS</sub>, V<sub>DD</sub> or the output of a logic element.
- 7. After assembly on PC boards, ensure that static discharge cannot occur during storage or maintenance. Boards may be stored with their connectors surrounded with conductive foam. Board input/output pins may be protected with large value resistors (10  $M\Omega$ ) to ground.
- 8. In extremely hostile environments, an additional series input resistor (10 to  $100 \text{ k}\Omega$ ) provides even better protection at a slight speed penalty.

## A WORD TO THE TTL DESIGNER

Designing with CMOS is generally an easy transition and allows the designer to discard many of the old design inhibitions for new found freedoms. A few of these are:

Fan out—It is practically unlimited from a dc point of view and is restricted only by delay and rise time considerations.

Power Supply Regulation—Anything between 3 V and 15 V goes, as long as all communicating circuits are fed from the same voltage.

Ground and  $V_{CC}$  Line Drops—The currents are normally so small that there is no need for heavy supply line bussing.

 $V_{CC}$  Decoupling—It can be reduced to a few capacitors per board.

Heat Problems—They do not exist, unless an attempt is made to run CMOS very fast and from more than 10 V.

It should also be noted that there are a few warnings called for when designing with CMOS and that many of the hard-earned good engineering basics cannot be forgotten. A few of the new design challenges include: Unused Inputs—They must be connected to  $V_{SS}$  or  $V_{DD}$  ( $V_{CC}$  or ground) lest they generate a logical "maybe". The bad TTL habit of leaving unused inputs open is definitely out.

Oscillations—Slowly rising or falling input signals can lead to oscillations and multiple triggering. A poorly regulated and decoupled power supply magnifies this problem since the CMOS input threshold varies with the supply voltage.

Timing Details—Even slow systems require a careful analysis of worst case timing delays, derated for maximum temperature, minimum supply voltage and maximum capacitive loading. Many CMOS flip-flops, registers and latches have a real hold time requirement, i.e., inputs must remain stable even after the active clock edge; some require a minimum clock rise time. This hasn't been a problem with TTL. CMOS systems, even slow ones, are prone to unsuspected clock skew problems, especially since a heavily loaded clock generator can have a poor rise time.

Compatibility—The TTL designer knows that devices sold by different manufacturers under the same generic part number are electrically almost identical. Many semiconductor houses manufacture 4000-type devices with wide variations in output drive capability and speed. Sometimes even the functions are different and incompatible; two cases in point are the 1-of-10 decoder (CD4028A and MC14028) and the magnitude comparator (MC14585 and MM74C85).

Data Sheet Format—The original CMOS data sheets may appear confusing to the TTL user because a range of input voltage requirements is not specified. Rather, this information is contained in a "noise immunity" specification and is not immediately obvious.

Both TTL and CMOS tolerate deviations from the ideal LOW and HIGH input voltages. TTL is therefore specified as follows:

	MIN	MAX	
VIH	2.0		V
VIL		0.8	V

Any voltage below  $0.8\,\mathrm{V}$  is considered LOW; any voltage above  $+2.0\,\mathrm{V}$  is considered HIGH. The actual threshold is somewhere in between these values, depending on manufacturing tolerances, supply voltage, and temperature.

Fairchild's 4000B CMOS is specified in a similar way. For  $V_{DD} = 5 \text{ V}$ ;

	MIN	MAX	
VIH	3.5		V
VIL		1.5	V

The CD4000 data sheets, on the other hand, do not call out  $V_{IH}$  and  $V_{IL}$  but specify a "noise immunity" which is somewhat arbitrarily defined relative to the appropriate supply voltage.

$$V_{NL} = V_{IL}$$
 $V_{NH} = V_{DD} - V_{IH}$ 

For  $V_{DD} = 5 V$ , therefore

 $V_{NL} = 1.5$  V min is equivalent to  $V_{IL} = 1.5$  V max  $V_{NH} = 1.4$  V min is equivalent to  $V_{IH} = 3.6$  V min, etc.

Systems Oriented MSI—Available CMOS circuits, especially the original 4000 series, are not as well suited for synchronous systems as are the 9300/7400 TTL families. Control polarities are inconsistent; many circuits cannot be cascaded or extended synchronously without additional gates, etc. This will improve as more good synchronous building blocks, like the 40160B are introduced.

The state of the state of the control of the state of the

or beat read that it is not a first transfer that the second of the seco

to surjoint actions in outport to surjoint a district allowed partial and assessment to mixture and believed, destroy a notes were lived produced that extracts the outpool of the outpool

yo islam sapremb than exemply anguests affile of a consisting ratio, and must transplanting acress only action of an individual and action to the property of the constant of actions and actions of the constant of the const

sees steem "state DOMD through effect card cards and a cards of tight of cards on a cards of tight of the structure of tight of the structure of tight of the structure of the s

MOTANA NO med angresses erects 2000 bis 177 med in backens evoterns et 77 militar runn MotA ber


The willings them U.S.V. Is equal to the entered the entered of the property of the entered of t

Not the series on telephone a 2002 2000 (1960)

The COMPAC and destroy of the other house on not talk and Vill and Viry but specify a "other transmiter" school is sersawhen an accounty defined relative on the consequence models.

For Vigg e. b. A. shortons Vigg e. 15 Victoria in equipment by Vig e. 1,5 Minus Vigg e. 15% Vinus in equipment to Viga e. 1,6 Minus etc.

provide para en una la CATO bidelle A - 1310 betro del sustato de construir de cons



INTRODUCTION

NUMERICAL INDEX OF DEVICES

SELECTION GUIDES AND CROSS REFERENCE

FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION

DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS

JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS

TECHNICAL DATA

APPLICATIONS INFORMATION

FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES

FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS MOUTOURGENION

NUMBERICAL INDEX OF DEVICES

SELECTION QUIDER AND CROSS

FAIRCHILD AGONG SERIES CHOS

DESIGN CHIEF CANDITATION AND A SAINT SEED

SERVING CHICK STRUCK (CHES.

ATAG JACIENTOS

HOITAMROAM SMOLTACHER

FARIOHILD ORDER NG INFORMATION AND PACKAGE OUTURES

> FATROBIL FIELD SALEB DEFIG SALED REFRESENTATIVES AND DISTRIBUTOR LODGATIONS

### 6

## JEDEC Industry Standard "B" Series CMOS

Throughout first half of 1976 the CMOS vendor industry, in total, was invited to participate in the generation of a new JEDEC Industry Standard CMOS "B" Series specification. Unanimous agreement was reached and confirmed by industrywide ballot in late 1976.

This section is meant to extend knowledge of the new Industry Standard "B" Series CMOS specification to the customer and ensure that all Fairchild CMOS products meet or exceed all specifications of the new JEDEC standard.

In fact, since first introduction of the Isoplanar CMOS Family in 1973, all Fairchild CMOS products have been designed and tested to meet or exceed the more recently announced JEDEC specifications. The following is a compilation of the definitions and parametric specifications as listed in the JEDEC "Standard Specifications for description of 'B' Series CMOS devices".

## 1. PURPOSE AND SCOPE

## 1. Purpose

To develop a standard of "B" Series CMOS Specifications to provide for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and system design by users.

## 1.2 Scope

This Tentative Standard covers standard specifications for description of "B" Series CMOS devices.

## 2. DEFINITIONS

## 2.1 "B" Series

"B" Series CMOS includes both buffered and unbuffered devices.

## 2.2 "Buffered"

A buffered output is one that has the characteristic that the output "on" impedance is independent of any and all valid input logic conditions, both preceding and present.

## 3. STANDARD SPECIFICATIONS

- 3.1 Listing of Standard DC Specifications. Table 6-2 lists the standard dc specifications for "B" Series CMOS devices.
- 3.2 Absolute Maximum Ratings. In the maximum ratings listed below voltages are referenced to VSS.

## ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage	VDD	-0.5 to +18	Vdc
Input Voltage	VIN	-0.5 to V <sub>DD</sub> +0.5	Vdc
DC Input Current	IIN	±10	mAdc
(any one input) Storage Temperature Range	Ts	-65 to +150	°C

3.3 Recommended Operating Conditions. Recommended operating conditions are listed below.

## RECOMMENDED OPERATING CONDITIONS

DC Supply Voltage	VDD	+3 to +15	Vdc
Operating Temperature Range	TA		
Military-Range Devices		-55 to +125	°C
Commercial-Range Devices		-40 to +85	°C

## 3.4 Designation of "B" Series CMOS Devices

Those parts which have analog inputs and/or outputs shall be included in the "B" Series providing those parts' maximum ratings and logical input and output parameters conform to the "B" Series, such as (including, but not limited to):

Schmitt Triggers
Analog Switches and Multiplexers
One Shot Multivibrators and Oscillators
4511B BCD to 7-Segment Latch/Decoder/Driver
4046B Micropower Phase Lock Loop

Products that meet "B" Series specifications except that the logical outputs are not buffered and the V<sub>IL</sub> and V<sub>IH</sub> specifications differ from "B" series as shown in Table 6-1 shall be marked with the UB designation, such as (including, but not limited to):

4007UB 4069UB

Table 6-1. INPUT VOLTAGE LEVELS FOR "UB" PRODUCTS

	PARAMETER	TEMP	VDD	CONDITIONS		LIMITS		UNITS
	PARAMETER	RANGE	(Vdc)	CONDITIONS	TLOW	25° C	THIGH	UNITS
V <sub>IL</sub> (max)	Input LOW Voltage	All	5 10 15	$V_O =$ 0.5 V or 4.5 V 1.0 V or 9.0 V 1.5 V or 13.5 V $ I_O  \le 1 \mu A$	1 2 2.5	1 2 2.5	1 2 2.5	V
VIH (min)	Input HIGH Voltage	All	5 10 15	V <sub>O</sub> = 0.5 V or 4.5 V 1.0 V or 9.0 V 1.5 V or 13.5 V  I <sub>O</sub>   ≤ 1 μA	4 8 12.5	4 8 12.5	4 8 12.5	V

Table 6-2. STANDARDIZED "B" SERIES CMOS SPECIFICATIONS

the same of the sa	TEMP.	VDD	Name and short must be broken the territory	LIMITS										
PARAMETER			CONDITIONS	TLC	w*	+25	°C	THIG	H**	UNIT				
pristas, rigina , asi	HANGE	(Vac)	INSULABILIST COURSE INC.	MIN	MAX	MIN	MAX	MIN	MAX					
		5			0.25		0.25		7.5					
	Mil	10	VIN = VSS or VDD		0.5		0.5		15	μAd				
Device Current		15			1		1		30					
		5	100 march 100 ma	100,00	1	Marie A	1	1	7.5					
GATES	Comm	10	All valid input combinations	1015	2	WL 101	2		15	μAd				
		bentille.	navnChashousChooted &	emos.	4	008	4							
		-	conditions of	SATE 1		SECTION S	-							
	Mil	1977	VIN = Vee or VDD							μAd				
BUFFERS		AL SHEET IN	110 33 - 100	0.840		NGE H		100						
	W DESTREE	112013	ate I a solet of owners	20100		CERTIFIC TO		THE RED		-13				
	Comm	AND THE	All valid input combinations			mil to		phibul	NAME OF BRIDE	μAd				
	Commi	1000	All valid input combinations							pr. co				
						1000								
	Mil	100000	V = Vac or Vac							μAd				
	IVIII		VIN - VSS of VDD						Kall Property	μΑυ				
MSI														
	Comm	12 3 2 3 4	All valid input combinations							μAd				
	Comm	1	All valid input combinations							μΑσ				
	67		19 - BUT 507 BUT 134 304	1000	The state of the s	124								
VOL LOW-Level All			VIN = VSS or VDD					N. S.		Val				
Output Voltage	All	10 M 30	I <sub>0</sub>   < 1 μA	1 100		9913				Vde				
100,3			1963.17	4.05	0.05	4.05	0.05	4.05	0.05					
HIGH-Level	A.II	F0 (4) (5)	VIN = VSS or VDD					The state of the s		1/1				
Output Voltage	All		Ιο  < 1 μΑ	The state of the s		A CONTRACTOR			rail the	Vde				
		15	Vo = 0 E V or 4 E V	14.95		14.95		14.35	10000	-				
Input I OW	2.0	5			1.5		1.5		1.5					
	All	10			3		3	THE ST	3	Vde				
Voltage		15			4		4		4					
								-	7150 750					
		5		3.5		3.5		3.5						
	All	10		7		7		7		Vd				
Voltage		15		11		11		11						
										3				
						1		A CONTRACTOR						
	Mil	- 712		1 -0 -0				1		mAd				
	2005.118							1						
(Sink) Current	0	6.039						1000						
	Comm	F- 17		1 2 2 2 2 2						mAc				
						-								
	NA:I	THE REAL PROPERTY.							A SEE	- A				
Output HICH	IVIII									mAc				
								-						
(Source) Current	Comm	72.1						1						
	Comm	170000								mAd				
	8.4.1			-1.4	.0.4	-1.2	.01							
Input Current								1	1956119	μAd				
2 Canan	Comm	15	VIN = 0 or 15 V		±0.3		±0.3		±1					
	Mil	15	V <sub>O</sub> = 0 V or 15 V		±0.4		±0.4		±12	10.18				
	The section of						B BOY			μAd				
	Comm	15	V <sub>O</sub> = 0 V or 15 V		±1.6		±1.6		±12					
Input Capacitance		- 15					32			1				
LIDUIT Canacitance		THE RESERVE					7.5		- 30 D	pF				
	Quiescent Device Current  GATES  BUFFERS, FLIP-FLOPS  MSI  LOW-Level Output Voltage  HIGH-Level Output Voltage  Input LOW Voltage  Input LOW (Sink) Current  Output LOW (Sink) Current  Input Current  3-State Output Leakage Current	Quiescent Device Current  GATES  Comm  BUFFERS, FLIP-FLOPS  Comm  Mil  MSI  Comm  LOW-Level Output Voltage  HIGH-Level Output Voltage  Input LOW Voltage  Input HIGH Voltage  Mil  Output LOW (Sink) Current  Comm  Output HIGH (Source) Current  Comm  Input Current  Comm  Input Current  Comm  Input Current  Comm  Input Current  Comm  Comm	PARAMETER	Device Current	Device Current	PARAMETER	PARAMETER   RANGE   (Vdc)   CONDITIONS   TLOW   AZ MIN   MAX MIN   Device Current   Mil   10	Device Current	Device Current	PARAMETER   RANGE   (Vote)   CONDITIONS   HILOW*   MIN   MAX   M				

<sup>\*</sup> $T_{LOW}$  = -55°C for Military Temp. Range device, -40°C for Commercial Temp. Range device \*\* $T_{HIGH}$  = +125°C for Military Temp. Range device, +85°C for Commercial Temp. Range device \*\*\* $V_{IL}$  and  $V_{IH}$  specifications apply to worst case input combinations.

Figure 6-1 shows the standard AC (Dynamic) test configuration and conditions. Dynamic electrical symbols and parametric definitions are listed in *Table 6-3. Figures 6-2* through 6-5 show standard AC characteristic test waveforms.




Table 6-3. DYNAMIC ELECTRICAL SYMBOLS AND DEFINITIONS

CHARACTERISTIC	SYMBOL		LIMITS	NOTES
		MAX.	MIN.	
PROPAGATION DELAY:				
Outputs going HIGH-to-LOW	tPHL	X		10.27
Outputs going LOW-to-HIGH	tPLH	×		
OUTPUT TRANSITION TIME:				
Outputs going HIGH-to-LOW	tTHL	X		
Outputs going LOW-to-HIGH	tTLH	X		
PULSE WIDTH - Set, Reset, Preset,				
Enable, Disable, Strobe, Clock	tWL or tWH		X	1
CLOCK INPUT FREQUENCY	FCL		×	1,2
CLOCK INPUT RISE & FALL TIME	t <sub>r</sub> CL, t <sub>f</sub> CL	×		
SET-UP TIME	tsu		×	1
HOLD-TIME	tH		X	1
REMOVAL TIME - Set, Reset, Preset, Enable	tREM		×	1
THREE STATE DELAY TIMES:				
HIGH level-to-high impedance	tPHZ	X		
High impedance-to-LOW level	tPZL	X		
LOW level-to-high impedance	tPLZ	X		
High impedance-to-HIGH level	tpZH	X		

### NOTES:

- 1) By placing a defining min or max in front of definition, the limits can change from min to max, or vice versa.
- 2) Clock input waveform should have a 50% duty cycle and be such as to cause the outputs to be switching from 10%  $V_{DD}$  to 90%  $V_{DD}$  in accordance with the device truth table.

Fig. 6-2 TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATIONAL LOGIC







Fig. 6-3 CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH\*



<sup>\*</sup>Outputs should be switching from 10%  $V_{DD}$  to 90%  $V_{DD}$  in accordance with device truth table.











Fig. 6-6 THREE-STATE PROPAGATION DELAY TEST CIRCUIT



As defined by the above Industry Standard Specification, Fairchild offers the following devices:

4001B	4024B	4070B	4543B	40160B
4002B	4025B	4071B	4553B	40161B
4006B	4027B	4072B	4555B	40162B
4007UB	4028B	4073B	4557B	40163B
4008B	4029B	4075B	4560B	40174B
4011B	4030B	4076B	4561B	40175B
4012B	4031B	4077B	4566B	40192B
4013B	4034B	4078B	4581B	40193B
4014B	4035B	4081B	4582B	40194B
4015B	4040B	4082B	4583B	40195B
4016B	4041B	4085B	4702B	
4017B	4042B	4086B	4703B	
4018B	4043B	4093B	4704B	
4019B	4044B	4104B	4705B	
4020B	4045B	4510B	4706B	
4021B	4046B	4511B	4707B	
4022B	4047B	4512B	4708B	
4023B	4049B	4514B	4710B	
	4050B	4515B	4720B	
	4051B	4516B	4721B	
	4052B	4518B	4722B	
	4053B	4519B	4723B	
	4066B	4520B	4724B	
	4067B	4521B	4725B	
	4068B	4522B	4727B	
	4069UB	4526B	4731B	
		4527B	4734B 4735B	
		4528B	4736B	
		4531B	4737B	
		4532B	4741B	
		4534B	40085B	
		4538B	40097B	
		4539B	40098B	

To order Fairchild Industry Standard "B" Series CMOS . . .

## ORDER AND PACKAGE INFORMATION

Fairchild integrated circuits may be ordered using a simplified purchasing code where the package style and temperature range are defined as follows:

## PACKAGE CODE


D = Dual In-line — Ceramic (hermetic)


P = Dual In-line - Plastic

F = Flatpak

## TEMPERATURE RANGE CODE

 $C = Commercial \\ -40^{\circ}C \text{ to } +85^{\circ}C \\ M = Military \\ -55^{\circ}C \text{ to } +125^{\circ}C$ 





INTRODUCTION	
NUMERICAL INDEX OF DEVICES	
SELECTION GUIDES AND CROSS REFERENCE	;
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION	
DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS	
JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS	
TECHNICAL DATA	
APPLICATIONS INFORMATION	
FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES	9
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	1

HOLTOUGOGRA

REDIVER TO XECUTE ASSESSED.

BELEGINON SUIDES AND CROSS

NAMES OF STREET OF STREET

DESIGN SONSIDERATIONS METH FAIRCHEST 4920B SETIES CALOS

> SERIES INDUSTRY STANDARD TO SERIES GMOS BREGIFICATIONS

> > ATAR JACKESSY

MOSTAMBORNI SMISSTADESTI

FARIOUR ORDERING INFORMATION
AND PACKAGE OUT INES

TAIRCORUD FREI D SALES DIFFICE SAL ES REPRESERVA TIVES AND DIRTRIBUT DE L'OCATIONS

# FAIRCHILD 4000B SERIES CMOS FAMILY CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (Non-operating) above which useful life may be impaired. All voltages are referenced to VSS

																	00				
Supply Voltage VDD		,																-1	0.5 t	o 18	V
Voltage on any Input																-0	.5 t	o V	DD	+0.5	V
Current into any Input																			. ±	10 m	Α
Maximum Power Dissipation																			4	00 m	W
Storage Temperature																	-	65°	C to	150	C
Lead Temperature (Soldering,	10 s	)	 110		. 1			1												300	C

## RECOMMENDED OPERATING CONDITIONS

Fairchild CMOS will operate over a recommended VDD power supply range of 3 to 15 V, as referenced to VSS (usually ground). Parametric limits are guaranteed for VDD equal to 5, 10 and 15 V. Where low power dissipation is required, the lowest power supply voltage, consistent with required speed, should be used. For larger noise immunity, higher power supply voltages should be specified. Because of its wide operating range, power supply regulation and filtering are less critical than with other types of logic. The lower limit of supply regulation is 3 V, or as determined by required system speed and/or noise immunity or interface to other logic. The recommended upper limit is 15 V or as determined by power dissipation constraints or interface to other logic.

Unused inputs must be connected to VDD, VSS or another input.

Care should be used in handling CMOS devices; large static charges may damage the device.

Operating temperature ranges are -40 C to +85 C for Commercial and -55 C to +125 C for Military.

0.0.00		4000BXC			4000BXM		LINUTO
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Supply Voltage, V <sub>DD</sub>	3	A	15	3		15	V
Operating Free Air Temperature Range	-40	+25	+85	-55	+25	+125	°c

X - Package Type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Ordering Information section.

## FAIRCHILD 4000B SERIES CMOS FAMILY CHARACTERISTICS

DC CHARACTERISTICS FOR THE 4000B SERIES CMOS FAMILY — Parametric Limits listed below are guaranteed for the entire Fairchild CMOS Family unless otherwise specified on the individual data sheets.

DC CHARACTERISTICS: VDD = 5 V, VSS = 0 V

CVAADOL		DAMETER			LIMITS		LINITE	TEMP	TEC	TOONDITIONS
SYMBOL	PA	RAMETER		MIN	TYP	MAX	UNITS	TEMP	IES	T CONDITIONS
VIH	Input HIG	H Voltage		3.5			V	All	Guaranteed	Input HIGH Voltage
VIL	Input LOW	/ Voltage	- 118	7. N.	Total Control	1.5	V	All	Guaranteed	Input Low Voltage
Vон	Output HI	GH Voltage		4.95 4.95			V	Min, 25°C MAX	0,1	A, Inputs at 0 or 5 V per function or Truth Table
	BOTE ALL			4.5			V	All	I <sub>OH</sub> < 1 μι	A, Inputs at 1.5 or 3.5 V
VOL	Output LO	OW Voltage				0.05	V	MIN, 25°C MAX	0-	A, Inputs at 0 or 5 V per function or Truth Table
1000						0.5	V	All	IOL < 1 μ/	A, Inputs at 1.5 or 3.5 V
ГОН	Output HI	GH Current		-0.63 -0.36			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 4.6 V	Inputs at 0 or 5 V pe
loL	Output LO	OW Current	spression or the la	1 0.8 0.4	n & to e toroneoù sekakan t	CALL STOP 18ACCULA MING 18-S	mA	MIN, 25°C MAX	V <sub>OUT</sub> = 0.4 V	the Logic Function of Truth Table
CIN	Input Capa Per Unit Le		See of		nel Salt	7.5	pF	25° C	Any Input	Principle of Sections
						1	minus patrion	MIN, 25°C		
			XC	1 1888	F) 4/1 - 1	7.5	μА	MAX	estado padrán o	
		Gates	V. 1. 1	W101 20	112 113	0.25	in the same of the	MIN, 25°C	E. 101 22 1	
			XM			7.5	μА	MAX		
	Quiescent		хс	PROPERTY.		4	μА	MIN, 25°C	0.00	
IDD	Power	Buffers and / Flip-Flops	7.0	17.1-3	FR - 455	30	μд	MAX	All Inputs a	at 0 V or V <sub>DD</sub> for
טטי	Supply		XM		400	1	μА	MIN, 25°C	all Valid In	put Combinations
	Current		XIVI			30	47	MAX	Land treas	
			XC			20	μА	MIN, 25°C	nest a strong	
		MSI				150		MAX		
	Royaldes	es segrelar	XM	208 910	MERCHE NO	5	μА	MIN, 25°C	Total State	
						150		MAX		


## FAIRCHILD 4000B SERIES CMOS FAMILY CHARACTERISTICS


CVAADOL		DAMETER			LIMITS		UNITS	TEMP	TEC	T CONDITIONS
SYMBOL	PA	RAMETER		MIN	TYP	MAX	UNITS	TEIVIP	165	I CONDITIONS
VIH	Input HIGH	H Voltage		7			V	All	Guaranteed	Input HIGH Voltage
VIL	Input LOW	Voltage				3	V	All	Guaranteed	Input LOW Voltage
Vон	Output HIO	GH Voltage		9.95 9.95			V	MIN, 25°C MAX	0.,	A, Inputs at 0 V or 10 V pe function or Truth Table
				9			V	All	I <sub>OH</sub> < 1 μ	A, Inputs at 3 or 7 V
VOL	Output LO	W Voltage				0.05 0.05	V	MIN, 25°C MAX		A, Inputs at 0 or 10 V per function or Truth Table
						1	V	All	IOL < 1 μ	A, Inputs at 3 or 7 V
ГОН	Output HIO	GH Current		-1.4 -0.8			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 9.5 V	Inputs at 0 or 10 V per
lor	Output LO	W Current	1 3 %	2.6	Au		mA	MIN, 25°C	V <sub>OUT</sub> = 0.5 V	the Logic Function or Truth Table
		1 17-185		1.2		A-1911		MAX		
CIN	Per Unit Lo					7.5	pF	25° C	Any Input	
			xtc			2	μА	MIN, 25°C		
		Gates	AC.			15	μΑ	MAX		
		Gutes	XM			0.5	μА	MIN, 25°C		
			1 100	Vital I		15		MAX		
	Quiescent		xc		A. W.	8	μА	MIN, 25°C		
IDD	Power	Buffers,	1.1078	1986		60		MAX		at 0 V or V <sub>DD</sub> for
00	Supply	Flip-Flops	XM			2	μА	MIN, 25°C	All Valid I	nput Combinations
	Current			Hail I		60		MAX		
	10 Y 50 Y 5		xc	56	88,	40	μА	MIN, 25°C	- netige	
	marchines of	MSI				300		MAX	cess today.	
			XM	-	Au	10	μА	MIN, 25°C		
						300		MAX		

CVMDOL	l PA	DAMETER			LIMITS		UNITS	TEMP	TEC	T CONDITIONS
SYMBOL	PA	RAMETER		MIN	TYP	MAX	UNITS	TEIVIP	TES	ST CONDITIONS
VIH	Input HIGH	H Voltage		11	T. Yang		V	All	Guaranteed	d Input HIGH Voltage
VIL	Input LOW	Voltage		To all		4	V	All	Guaranteed	Input LOW Voltage
Voн	Output HI	GH Voltage		14.95 14.95	104		V	MIN, 25°C MAX	The second second second	A, Inputs at 0 or 15 V per Function or Truth Table
	S Section 1			13.5			V	All	I <sub>OH</sub> < 1 μ.	A, Inputs at 4 or 11 V
VOL	Output LO	W Voltage		456	V	0.05 0.05	V	MIN, 25°C MAX		A, Inputs at 0 or 15 V per function or Truth Table
	ED THE STATE OF					1.5	V	All	IOL < 1 μ	A, Inputs at 4 or 11 V
Jac V G. Y	ă la niere	N State	хс		Adl	0.3	μА	MIN, 25°C MAX		r test at 0 or 15 V
IIN	Input Curre	ent	XM		Am	0.1	μА	MIN, 25°C MAX	All other I Simultaneo	ously at 0 or 15 V
ГОН	Output HIO	GH Current		-4.5 -2.7			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 13.5 V	Inputs at 0 or 15 V per
IOL	Output LO	W Current	2.3	7.5 4.5			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 1.5 V	the Logic Function or Truth Table
CIN	Input Capa Per Unit Lo		TE	SALE OF SALE		7.5	pF	25°C	Any Input	
Reference.			VC			4		MIN, 25°C		
		Catas	XC	PRESE		30	μΑ	MAX		
	00 V 30 7 Pr	Gates	XM	Maria		1	μА	MIN, 25°C	JESHUA .	
	paramos sus	eliday IIA.	AIVI			30	μА	MAX	FilmPingle	
	Quiescent		хс			16	μΑ	MIN, 25°C		
	Power	Buffers,	70	The same of	Catalana (	120	μΑ	MAX	All Inputs	at 0 V or V <sub>DD</sub> for
IDD	Supply	Flip-Flops	XM			4		MIN, 25°C	all Valid In	put Conditions
	Current		7.141		AK.	120	μΑ	MAX		
			хс			80		MIN, 25°C		
		MSI	^C		No.	600	μΑ	MAX		
		IVIST	XM			20	μА	MIN, 25°C		
			Z.WI			600	μМ	MAX		

## TYPICAL FAIRCHILD 4000B SERIES CHARACTERISTICS

Fig. 7-2











Fig. 7-5


**VOLTAGE TRANSFER** 



















Fig. 7-9










Fig. 7-13
INPUT PROTECTION CIRCUIT



## INPUT CIRCUITRY

All inputs are protected by the network of Figure 7-13; a series input resistor plus diodes D1 and D2 clamp input voltages between VSS and VDD. Forward conduction of these diodes is typically 0.9 V at 1 mA. When VSS or VDD is not connected, avalanche breakdown of the diodes limit input voltage; D1 typically breaks down at 20 V, D2 at 20 V. In normal logic operation the diodes never conduct, but for certain special applications such as oscillators, circuit operation may actually depend on diode conduction. Operation in this mode is permissible so long as input currents do not exceed 10 mA.

Input capacitance is typically 5 pF across temperature for any input.



## **DEFINITION OF SYMBOLS AND TERMS**

**CURRENTS** — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device.

I<sub>IN</sub> — (Input Current) — The current flowing into a device at specified input voltage and V<sub>DD</sub>.

IOH — (Output HIGH Current) — The drive current flowing out of the device at specified HIGH output voltage and VDD.

I<sub>OL</sub> — (Output LOW Current) — The drive current flowing into the device at specified LOW output voltage and V<sub>DD</sub>.

IDD — (Quiescent Power Supply Current) — The current flowing into the VDD lead at specified input and VDD conditions.

 $I_{OZH}$  — (Output OFF Current HIGH) — The leakage current flowing into the output of a 3-state device in the "OFF" state at a specified HIGH output voltage and  $V_{DD}$ .

 $I_{OZL}$  — (Output OFF Current LOW) — The leakage current flowing out of a 3-state device in the "OFF" state at a specified HIGH output voltage and  $V_{DD}$ .

 $I_{
m IL}$  — (Input Current LOW) — The current flowing into a device at a specified LOW level input voltage and a specified V<sub>DD</sub>.

 $I_{
m IH}$  — (Input Current HIGH) — The current flowing into a device at a specified HIGH level input voltage and a specified  $V_{
m DD}$ .

 $I_{DDL}$  — (Quiescent Power Supply Current LOW) — The current flowing into the  $V_{DD}$  lead with a specified LOW level input voltage on all inputs and specified  $V_{DD}$  conditions.

 $I_{DDH}$  — (Quiescent Power Supply Current HIGH) — The current flowing into the  $V_{DD}$  lead with a specified HIGH level input voltage on all inputs and specified  $V_{DD}$  conditions.

 $I_Z$  — (OFF State Leakage Current) — The leakage current flowing into the output of a 3-state device in the "OFF" state at a specified output voltage and  $V_{DD}$ .

 $\textbf{VOLTAGES} - \textbf{All voltages are referenced to V}_{\textbf{SS}} (\textbf{or V}_{\textbf{EE}}) \textbf{ which is the most negative potential applied to the device}$ 

V<sub>DD</sub> — (Drain Voltage) — The most positive potential on the device.

VIH — (Input HIGH Voltage) — The range of input voltages that represents a logic HIGH level in the system

VIL — (Input LOW Voltage) — The range of input voltages that represents a logic LOW level in the system

VIH (min) — (Minimum Input HIGH Voltage) — The minimum allowed input HIGH level in a logic system

V<sub>II</sub> (max) — (Maximum Input LOW Voltage) — The maximum allowed input LOW level in a system.

 $V_{\mbox{OH}}$  — (Output HIGH Voltage) — The range of voltages at an output terminal with specified output loading and supply voltage. Device inputs are conditioned to establish a HIGH level at the output.

V<sub>OL</sub> — (Output LOW Voltage) — The range of voltages at an output terminal with specified output loading and supply voltage. Device inputs are conditioned to establish a LOW level at the output.

 $V_{SS}$  — (Source Voltage) — For a device with a single negative power supply, the most negative power supply, used as the reference level for other voltages. Typically ground.

 $V_{EE}$  — (Source Voltage) — One of two ( $V_{SS}$  and  $V_{EE}$ ) negative power supplies. For a device with dual negative power supplies, the most negative power supply used as a reference level for other voltages.

## **ANALOG TERMS**

 $R_{\mbox{ON}}$  — (ON Resistance) — The effective "ON" state resistance of an analog transmission gate, at specified input voltage, output load and  $V_{\mbox{DD}}$ .

 $\Delta$  R<sub>ON</sub> — (" $\Delta$ " ON Resistance) — The difference in effective "ON" resistance between any two transmission gates of an analog device at specified input voltage, output load and V<sub>DD</sub>.

tial circuit with the output of the circuit changing between 10% of V<sub>DD</sub> and 90% of V<sub>DD</sub>. Above this frequency the device may cease to function. See Figure 7-15.

tpLH — (Propagation Delay Time) — The time between the specified reference points, normally 50% points on the input and output voltage waveforms, with the output changing from the defined LOW level to the defined HIGH level. See Figure 7-14.

tpHL — (Propagation Delay Time) — The time between the specified reference points, normally 50% points on the input and output voltage waveforms, with the output changing from the defined HIGH level to the defined LOW level. See Figure 7-14.

 $t_{TLH}$  — (Transition Time, LOW to HIGH) — The time between two specified reference points on a waveform, normally 10% to 90% of  $V_{DD}$ , which is changing from LOW to HIGH. See Figure 7-14.

t<sub>THL</sub> — (Transition Time, HIGH to LOW) — The time between two specified reference points on a waveform, normally 90% to 10% of V<sub>DD</sub>, which is changing from HIGH to LOW. See Figure 7-14.

tw - (Pulse Width) - The time between 50% amplitude points on the leading and trailing edges of pulse

 $t_h$  — (Hold Time) — The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.

t<sub>s</sub> — (Set-up Time) — The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.

tpHZ — (3-State Output Disable Time, HIGH to Z) — The time between the specified reference points, normally the 50% point on the Output Enable input voltage waveform and a point representing a 0.1 V<sub>DD</sub> drop on the Output voltage waveform of a 3-state device, with the output changing from the defined HIGH level to a high impedance OFF state.

 $t_{PLZ}$  — (3-State Output Disable Time, LOW to Z) — The time between the specified reference points, normally the 50% point on the Output Enable input voltage waveform and a point representing a 0.1  $V_{DD}$  rise on the Output voltage waveform of a 3-state device, with the output changing from the defined LOW level to a high impedance OFF state.

tpzH — (3-State Output Enable Time, Z to HIGH) — The time between the specified reference points, normally the 50% point on the Output Enable input voltage waveform and a point representing 0.5 V<sub>DD</sub> on the Output voltage waveform of a 3-state device, with the output changing from a high impedance OFF state to the defined HIGH level.

 $t_{PZL}$  — (3-State Output Enable Time, Z to LOW) — The time between the specified reference points, normally the 50% point on the Output Enable input voltage waveform and a point representing 0.5  $V_{DD}$  on the Output voltage waveform of a 3-state device, with the output changing from a high impedance OFF state to the defined LOW level.

t<sub>rec</sub> — (Recovery Time) — The time between the end of an overriding asynchronous input, typically a Clear or Reset input, and the earliest allowable beginning of a synchronous control input, typically a Clock input, normally measured at 50% points on both input voltage waveforms.

t<sub>CW</sub>- (Clock Period) - The time between 50% amplitude points on the leading edges of a clock pulse.




Fig. 7-14. Propagation Delay, Transition Time




Fig. 7-15. Maximum Operating Frequency


## 4001B

## 4002B

## QUAD 2-INPUT NOR GATE • DUAL 4-INPUT NOR GATE

DESCRIPTION - These CMOS logic elements provide the positive input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.


### 4001B LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



## NOTE:

The Flatpak versions have the same pinouts (Connection Diagram) as the Dual In-line

## 4002B LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



## DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V

							LIMIT	S						
SYMBOL PARAMET	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			See Note 1
	Quiescent	XC			1			2			4		MIN, 25°C	
	Power	XC			7.5	13	TOUR D	15		123.00	30	μΑ	MAX	All inputs at
DD S	Supply	XM			0.25			0.5		1	1		MIN, 25°C	0 V or VDD
	Current	AIVI			7.5			15			30	μА	MAX	

## AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C, 4001B only (See Note 2)


	sitting.					LIMIT	S					TECT COMPLETIONS
SYMBOL	PARAMETER	V	DD = E	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS See Note 2
	SDMATIDA94D SIZO LA	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	agu ili	See Note 2
tPLH	Propagation Delay	et [22]	60	110		25	60		20	48	ns	C <sub>L</sub> = 50 pF,
tPHL	Tropagation Delay		60	110	2.7-16	25	60		20	48	ns	R <sub>L</sub> = 200 kΩ
tTLH	0		60	135		30	70		20	45	ns	Input Transition
tTHL	Jutput Transition Time		60	135		30	70		20	45	ns	Times ≤ 20 ns


## AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C, 4002B only

						LIMIT	S				ar au pic	TEST COMPLETIONS
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS See Note 2
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		See Note 2
tPLH	Propagation Delay		65	110		30	60		20	48	ns	C <sub>L</sub> = 50 pF,
tPHL .	Propagation Delay		70	110		30	60		23	48	ns	R <sub>L</sub> = 200 kΩ
TLH	Output Transition Time		75	135		40	70	9 80	30	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		60	135-		23	70	. Eq.	15	45	ns	Times ≤ 20 ns


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


## TYPICAL ELECTRICAL CHARACTERISTICS






TA - AMBIENT TEMPERATURE - °C







## 7

# **4006B**18-STAGE STATIC SHIFT REGISTER

**DESCRIPTION** — The 4006B is an 18-stage <u>Shift</u> Register arranged as two 4-stage and two 5-stage shift registers with a common Clock Input (CP). The two 4-stage shift registers, each have a Data Input (D<sub>a</sub>, D<sub>b</sub>) and a Data Output (Q<sub>3a</sub>, Q<sub>3b</sub>); the two 5-stage shift registers each have a Data Input (D<sub>c</sub>, D<sub>d</sub>) and Data Outputs from the fourth and fifth stages (Q<sub>3c</sub>, Q<sub>4c</sub>, Q<sub>3d</sub>, Q<sub>4d</sub>).

The registers can be operated in parallel or interconnected to form a single shift register of up to 18 bits. Data is shifted into the first register position of each register from the Data Inputs  $(D_a \cdot D_d)$  and all the data in each register is shifted one position to the right on the HIGH-to-LOW transition of the Clock Input  $(\overline{CP})$ .

- CLOCK EDGE-TRIGGERED ON A HIGH-TO-LOW TRANSITION
- CASCADABLE
- . SERIAL-TO-SERIAL DATA TRANSFER

### PIN NAMES


D<sub>a</sub>-D<sub>d</sub>


Data Inputs

CP Clock I

Clock Input (H→L Edge-Triggered)

Q3a-Q3d, Q4c, Q4d Data Outputs






							LIMIT	S						
SYMBOL PARAMET	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS	
		X	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	+0.0		
I <sub>DD</sub> P	Quiescent Power	XC			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)

	Signal Signal	To Over				LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	months	CHAIL MAN TO A LAST
tPLH .	Propagation Delay, CP to any Qn		90	200	STATE OF	39	100	100 CM	30	80	See P. Setts	
tPHL .	Propagation Delay, CP to any Qn	Treat !	90	200	THE REAL PROPERTY.	35	100	01 88	25	80	ns	ngen Police St. Little St.
<sup>t</sup> TLH	Output Transition Time		60	135		30	75	191	20	45	-	C <sub>1</sub> = 50 pF,
<sup>†</sup> THL	Output Transition Time		60	135	1865	30	75	200.04	20	45	ns	
twCP	CP Minimum Pulse Width	100	50		50	20	l-mail	40	13	NA TA	ns	R <sub>L</sub> = 200 kΩ
ts	Set-Up Time, Dn to CP	30	12		15	5		15	5	PRAR	ns	Input Transition
th	Hold Time, Dn to CP	10	1		10	4		10	4		ns	Times ≤ 20 ns
fMAX	Maximum Input Clock Frequency (Note 3)	8	19		15	30		18	36		MHz	

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at V<sub>DD</sub> = 15 V.

## SWITCHING WAVEFORMS



MINIMUM CLOCK PULSE WIDTH AND SET-UP AND HOLD TIMES, Dn TO CP

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 4007UB DUAL COMPLEMENTARY PAIR PLUS INVERTER

**DESCRIPTION** — The 4007UB is a Dual Complementary Pair and an Inverter with access to each device. It has three n-channel and three p-channel enhancement mode MOS transistors. For proper operation  $V_{SS} \leqslant V_1 \leqslant V_{DD}$ .

- INPUT DIODE PROTECTION ON ALL INPUTS
- DRAINS AND SOURCES TO N- AND P-CHANNEL TRANSISTORS AVAILABLE

## PIN NAMES

Sp<sub>2</sub>, Sp<sub>3</sub> Dp<sub>1</sub>, Dp<sub>2</sub> D<sub>N1</sub>, D<sub>N2</sub> S<sub>N2</sub>, S<sub>N3</sub> Source Connection to Second and Third p-channel Transistors
Drain Connection from the First and Second p-channel Transistors
Drain Connection from the First and Second n-channel Transistors
Source Connection to the Second and Third n-channel Transistors
Common Connection to the Third p-channel and n-channel


Transistor Drains

D<sub>N</sub>/P<sub>3</sub> G<sub>1</sub>-G<sub>3</sub>

Gate Connection to n- and p-channel Transistors 1, 2 and 3

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package,



## FAIRCHILD CMOS • 4007UB


DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)


							LIMIT	S						
SYMBOL PARAMETER	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 15	5 V	UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
IDD !	Quiescent	хс			1 7.5			2 15			4 30	μА	MIN, 25°C MAX	All inputs at
	Supply Current	XM			0.25 7.5			0.5 15			1 30	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	a market	Fait - Store like
tPLH	Propagation Delay	101/101/10	42	85	Par pa	23	40	1-3 5	18	32	ns	C <sub>L</sub> = 50 pF,
tPHL .	Tropagation Delay		42	85		23	40		18	32	ns	R <sub>L</sub> = 200 kΩ
tTLH	utput Transition Time		65	135		30	70		25	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		65	135		30	70		25	45	ns	Times ≤ 20 ns

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.







## 4 7

## 4008B 4-BIT BINARY FULL ADDER


 $\begin{array}{ll} \textbf{DESCRIPTION} & - \text{ The } 4008B \text{ is a } 4\text{-Bit } \text{Binary Full } \text{Adder with two } 4\text{-bit } \text{Data Inputs } (A_0-A_3,B_0-B_3); \text{a } \text{Carry } \text{Input } (C_0), \text{ four } \text{Sum } \text{Outputs } (S_0\cdot S_3) \text{ and a } \text{Carry } \text{Output } (C_4). \end{array}$ 


The 4008B uses full lookahead across 4-bits to generate the Carry Output  $(C_4)$ . This minimizes the necessity for extensive "lookahead" and carry-cascading circuits.

- . CARRY LOOKAHEAD BUFFERED OUTPUT
- . EASILY CASCADED

## PIN NAMES

Ag-Ag, Bg-Bg Data Inputs
Cg Carry Input
Sg-Sg Sum Outputs
C4 Carry Output







## NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

							LIMIT	S						
SYMBOL	PARAME	TED	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
STWBOL	PANAIVIE	IEN	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONTIO	1 Elvii	TEST CONDITIONS
	Quiescent	хс			20			40 300			80 600	μА	MIN, 25° C MAX	All inputs at
IDD 8	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$  C (see Note 2)

SYMBOL	PARAMETER	LIMITS										
		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, A <sub>n</sub> , B <sub>n</sub> to S <sub>n</sub>		150	300		60	140		50	110	ns	
t <sub>PHL</sub>			150	300		60	140		50	110	ns	Ol there is a starting
t <sub>PLH</sub>	Propagation Delay, A <sub>n</sub> , B <sub>n</sub> to C <sub>4</sub>	and the same	138	275	10000	63	130		50	100	ns	THE REST WATER STREET
t <sub>PHL</sub>			138	275		63	130		50	100	ns	H. Statements 107 vinita
t <sub>PLH</sub>	Propagation Delay, C <sub>o</sub> to S <sub>n</sub>		115	250		69	115	15/25	52	90	ns	C <sub>L</sub> = 50 pF,
t <sub>PHL</sub>		3	123	250		69	115		52	90	ns	$R_1 = 200 \text{ k}\Omega$
t <sub>PLH</sub>	Propagation Delay, Co to C4		72	200		28	95		23	75	ns	Input Transition
t <sub>PHL</sub>			95	200		28	95		23	75	ns	Times ≤ 20 ns
TLH	Output Transition Time		60	135		30	75		20	45	ns	O'As Budg
t <sub>THL</sub>	Output Transition Time		60	135		30	75	1	20	45	ns	


## NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

## **APPLICATION**

## A 2-DIGIT BCD TO 7-BIT BINARY DECODER USING THE 4008B

BCD INPUTS



# 4011B QUAD 2-INPUT NAND GATE


## 4012B DUAL 4-INPUT NAND GATE

DESCRIPTION - These CMOS logic elements provide the positive input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

4011B • 4012B


4011B LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)

4012B LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak versions have the same pinouts (Connection Diagram) as the Dual In-line



DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

	PARAMETER		LIMITS										1.621	
SYMBOL			V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			See Note 1
	Quiescent Power	Quiescent	HEET IL	SF.	1			2			4	4 30 μΑ	MIN, 25°C	All inputs at 0 V or VDD
I <sub>DD</sub>		XC			7.5			15			30		MAX	
	Supply Current	VAA	DIE D	100	0.25	P. 3	7740	0.5			1	^	MIN, 25°C	
		XM	MELTY	256	7.5			15			30	μА	MAX	

AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C, 4011B only (See Note 2)

SYMBOL		LIMITS										TEST CONDITIONS
	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	See Note 2
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	N. S. COLOR	See Note 2
tPLH	Propagation Delay	N. T.	60	110		25	60		20	48	ns	CL = 50 pF,
tPHL			60	110		25	60		20	48	ns	RL = 200 ks2
tTLH	Output Transition Time		60	135		30	70		20	45	ns	Input Transition
tTHL			60	135		30	70		20	45	ns	Times ≤ 20 ns


AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C, 4012B only


SYMBOL	PARAMETER				UNITS	TEST CONDITIONS See Note 2						
		V <sub>DD</sub> = 5 V					V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V		
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		See Note 2
tPLH	Propagation Delay		73	110		33	60		24	48	ns	CL = 50 pF,
tPHL .			85	110		31	60		20	48	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		76	135		37	70	000	27	45	ns	Input Transition
tTHL			67	135		25	70		17	45	ns	Times ≤ 20 ns


1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


# TYPICAL ELECTRICAL CHARACTERISTICS











# 4013B DUAL D FLIP-FLOP

DESCRIPTION – The 4013B is a CMOS Dual D Flip-Flop which is edge-triggered and features independent Set Direct, Clear Direct, and Clock inputs. Data is accepted when the Clock is LOW and transferred to the output on the positive-going edge of the Clock. The active HIGH asynchronous Clear Direct (CD) and Set Direct (SD) are independent and override the D or Clock inputs. The outputs are buffered for best system performance.

# PIN NAMES

D	Data	nput

CP	Clock Input (L→H Edge-Triggered)

Asynchronous Set Direct Input (Active HIGH) SD

CD Asynchronous Clear Direct Input (Active HIGH)

0 True Output

ā Complement Output

# **4013B TRUTH TABLES**

ASYNCH		OUT	PUTS
SD	CD	Q	ā
L	Н	L	Н
Н	L	Н	L
Н	Н	Н	Н

= LOW Level


= HIGH Level

= Positive-Going Transition

Q<sub>n+1</sub> = State After Clock Positive Transition

SYNCHR		OUT	PUTS
CP	D	Q <sub>n+1</sub>	$\overline{Q}_{n+1}$
1	L	L	Н
1	Н	Н	L

Conditions:  $S_D = C_D = LOW$ 



# CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAMET	PARAMETER			V	V	DD = 1	V	V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent		He o		4			8			16		MIN, 25°C	
	Power	XC		1000	30	FRE		60			120	μА	MAX	All inputs at
IDD	Supply	V		Tal Til	1	MES.		2			4	^	MIN, 25°C	0 V or VDD
	Current	XM			30		14/5	60			120	μА	MAX	

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 3)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	O V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH .	Propagation Delay, CP TO Q, Q	INCL)	95	200	in w	38	90		29	72	ns	ero presio isf a s
tPHL			95	200	-	38	90		29	72	ns	the built said
tPLH	Propagation Delay, Sp or Cp to Q		130	225		45 -	110		32	88	ns	Contracting the Di
tPHL	Propagation Belay, 3D or CD to Q	-	75	225		35	110		20	88	ns	
tPLH .	Propagation Delay, Sp or Cp to Q	16.7	115	225		50	110	142	35	88	ns	
tPHL	Propagation Delay, SD or CD to Q		115	225		50	. 110		35	88	ns	
<sup>t</sup> TLH	0		60	135		30	70		20	45	ns	CL = 50 pF,
THL	Output Transition Time		60	135		30	70		20	45	ns	R <sub>L</sub> = 200 kΩ
ts	Set-Up Time, Data to CP	60	30		30	15		24	8		ns	Input Transition
th	Hold Time, Data to CP	0	-25		0	-12		0	-6		ns	Times ≤ 20 ns
twCP(L)	Minimum Clock Pulse Width	100	55		55	30		44	18	1993	ns	
twSD(H)	Minimum SD Pulse Width	60	30		- 30	15		24	10	and see	ns	
twCD(H)	Minimum C <sub>D</sub> Pulse Width	60	30		30	15	10 45	24	10	GE BI	ns	
trecSD	Recovery Time for SD	20	8		10	2	H. et ille	8	2	1198	ns	mak - Carlo
trecCD	Recovery Time for CD	30	15		15	7		12	6		ns	
fMAX	Maximum CP Frequency (Note 2)	-5	8		8	16		9	19	3777	MHz	


#### NOTES

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOŞ Family Characteristics.
- 2. For  $f_{MAX}$  input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 3. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.


# 7

# TYPICAL ELECTRICAL CHARACTERISTICS







# CLOCK FREQUENCY VERSUS POWER SUPPLY VOLTAGE TA = 25°C CL = 15 pF 20 15 0 5 10 15 VDD - POWER SUPPLY VOLTAGE - V



# **WAVEFORMS**



SET-UP TIMES, HOLD TIMES, AND MINIMUM CLOCK PULSE WIDTH



RECOVERY TIME FOR  $s_D$  , recovery time for  $c_D$  , minimum  $s_D$  pulse width , and minimum  $c_D$  pulse width

NOTE: Set-up Times and Hold Times are shown as positive values but may be specified as negative values.

# **4014B** 8-BIT SHIFT REGISTER

**DESCRIPTION** – The 4014B is a fully synchronous edge-triggered 8-Bit Shift Register with eight synchronous Parallel Inputs  $(P_0, P_7)$ , a synchronous Serial Data Input  $(D_S)$ , a synchronous Parallel Enable Input (PE), a LOW-to-HIGH edge-triggered Clock Input (PE) and Buffered Parallel Outputs from the last three stages  $(Q_S - Q_7)$ .

Operation is synchronous and the device is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is HIGH, data is loaded into the register from the Parallel Inputs ( $P_0-P_7$ ) on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is LOW, data is shifted into the first register position from the Serial Data Input ( $P_0-P_1$ ) and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP).


- . TYPICAL SHIFT FREQUENCY OF 14.7 MHz AT VDD = 10 V
- PARALLEL OR SERIAL TO SERIAL DATA TRANSFER
- . AVAILABLE OUTPUTS FROM THE LAST THREE STAGES
- . FULLY SYNCHRONOUS


PIN NAMES

PE Parallel Enable Input
PO-P7 Parallel Data Inputs
DS Serial Data Input

CP Clock Input (L→H Edge-Triggered)

Q5, Q6, Q7 Buffered Parallel Outputs from the Last Three Stages





# DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

	PARAMETER						LIMIT	S							
SYMBOL			V	DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
	Quiescent	vo			20		HI Y	40	MOT.		80		MIN, 25°C		
	Power	XC			150			300			600	μА	MAX	All inputs at	
IDD	Supply	XM	- 0.0	602 p. 1	5			10			20		MIN, 25°C	0 V or VDD	
	Current	AIVI			150			300			600	μΑ	MAX		


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	2.1.02.		129	275		57	120		41	96	ns	
tPHL	Propagation Delay, CP to any Q	184	165	350		68	120		47	96	ns	
<sup>t</sup> TLH	Output Transition Time		70	135		37	75		21	45	ns	
<sup>t</sup> THL	Output Transition Time		77	135		34	75		21	45	ns	
twCP	CP Minimum Pulse Width	200	93		100	33		80	22		ns	C <sub>1</sub> = 50 pF,
ts	Set-Up Time PE to CP	300	118		80	44		64	29		ns	$R_1 = 200 \text{ k}\Omega$
th	Hold Time PE to CP	25	15		5	3		4	2		ns	Input Transition
ts	Set-Up Time D <sub>S</sub> to CP	200	80		50	28		40	17	CRE	ns	Times ≤ 20 ns
th	Hold Time D <sub>S</sub> to CP	10	5		0	-1		0	-1		ns	Times < 20 ns
t <sub>s</sub>	Set-Up Time Pn to CP	250	108		100	37		80	23		ns	
th	Hold Time Pn to CP	20	10		5	3		4	2	2 (12.1)	ns	
fMAX	Max. Input Clock Frequency (Note 3)	2	5.8		5	14.7		6	17		MHz	

## NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

# **SWITCHING WAVEFORMS**





# MINIMUM CLOCK PULSE WIDTH AND SET-UP AND HOLD TIMES, PE TO CP, DS TO CP, AND Pn TO CP


NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

7

... TORE ELECTRICAL CHARACTERISTICS







# **4015B**DUAL 4-BIT STATIC SHIFT REGISTER


Information present on the serial Data Input (D) is shifted into the first register position, and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP).


A HIGH on the Master Reset Input (MR) clears the register and forces the Outputs ( $Q_0$  -  $Q_3$ ) LOW, independent of the Clock and Data Inputs (CP and D).

- . TYPICAL SHIFT FREQUENCY OF 14 MHz AT VDD = 10 V
- ASYNCHRONOUS MASTER RESET
- SERIAL-TO-PARALLEL DATA TRANSFER
- FULLY BUFFERED OUTPUTS FROM EACH STAGE

# PIN NAMES

DA, DB MRA, MRB CPA, CPB QOA, Q1A, Q2A, Q3A QOB, Q1B, Q2B, Q3B Serial Data Input
Master Reset Input (Active HIGH)
Clock Input (L→H Edge-Triggered)
Parallel Outputs
Parallel Outputs





# FAIRCHILD CMOS • 4015B

# DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

						LIMIT	S							
SYMBOL	PARAME	V	DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		lin .	
	Quiescent			Tarita .	20		4103	40			80		MIN, 25°C	
	Power	XC			150			300			600	μА	MAX	All inputs at
IDD	Supply				5			10			20	^	MIN, 25°C	0 V or VDD
	Current	XM			150		PAN SI	300		N. E. F.	600	μΑ	MAX	


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


		THE PARTY				LIMIT	S				CHARLES TO	The state of the s
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		II for trootely sollness
tPLH	Propagation Delay, CP to Q	17 216	165	300		85	150		50	120	ns	
tPHL	Propagation Delay, CF to Q		165	300		85	150		50	120	ns	The street of the last line line
tPHL	Propagation Delay, MR to Q		180	325		90	160	1	60	128	ns	Solt at the many
tTLH	Output Transition Time		85	150		45	85		30	50	ns	0 -50-5
THL	Output Transition Time		85	150		45	85	iv.	30	50	ns	CL = 50 pF,
t <sub>s</sub>	Set-Up Time, D to CP	150	70		50	30		40	25	THE	ns	R <sub>L</sub> = 200 kΩ
th	Hold Time, D to CP	0	-5		0	-20		0	-10	MARY.	ns	Input Transition
twCP(L)	Minimum Clock Pulse Widtn	120	60		70	35		56	25		ns	Times ≤ 20 ns
twMR(H)	Minimum MR Pulse Width	75	40		45	25		36	20		ns	
trec	MR Recovery Time	300	160		120	60		96	45		ns	
fMAX	Maximum CP Frequency (Note 3)	4	8		7	14		8	16		MHz	38/48


# NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.

# TYPICAL ELECTRICAL CHARACTERISTICS











# SWITCHING WAVEFORMS





SET-UP TIMES, HOLD TIMES AND MINIMUM CLOCK PULSE WIDTH

RECOVERY TIME FOR MR AND MINIMUM MR PULSE WIDTH

t<sub>s</sub> and t<sub>h</sub> are shown as positive values but may be specified as negative values.


# QUAD BILATERAL SWITCHES


**DESCRIPTION** — The 4016B has four independent bilateral analog switches (transmission gates). Each switch has two Input/Output Terminals  $(Y_n, Z_n)$  and an active HIGH Enable Input  $(E_n)$ . A HIGH on the Enable Input establishes a low impedance bidirectional path between  $Y_n$  and  $Z_n$  (ON condition). A LOW on the Enable Input disables the switch and establishes a high impedance between  $Y_n$  and  $Z_n$  (OFF condition).

- . DIGITAL OR ANALOG SIGNAL SWITCHING
- . INDIVIDUAL ENABLE INPUTS (ACTIVE HIGH)

# PIN NAMES

 $\begin{array}{lll} E_0 : E_3 & E_1 & E_2 \\ Y_0 : Y_3 & I_2 & I_3 \\ Z_0 : Z_3 & I_3 & I_4 & I_4 \end{array}$ 





# FAIRCHILD CMOS • 4016B

						1	IMITS									
SYMBOL	PARAME	TER	V	D = 5	V	VD	D = 10	V	VD	D = 15	V	UNITS	TEMP	TEST CONDITIONS		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX					
	apili alat kece Gi	xc						610 660 840			370 400 520	Ω	MIN 25°C MAX	V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>	R <sub>L</sub> = 10 kΩ to V <sub>DD</sub> /2	
2	ON Resistance	ΛC		0 0				1900 2000 2380			790 850 1080	Ω	MIN 25°C MAX	V <sub>is</sub> = V <sub>DD</sub> /2 ± 0.25 V	$E_n = V_{DD}$	
RON	Resistance	XM						600 660 960			360 400 600	Ω	MIN 25°C MAX	V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>	RL = 10 k	
a e les								. 1870 2000 2600			775 850 1230	Ω	MIN 25°C MAX	V <sub>is</sub> = V <sub>DD</sub> /2 ± 0.25 V	to $V_{DD}/2$ $E_n = V_{DD}$	
ΔR <sub>ON</sub>	"∆ ON Reance Between Two Switch	en Any					15			10		Ω	25°C	$V_{IS} = V_{DD}$ or $V_{SS}$ . $E_n = V_{DD}$ $R_L = 10 \text{ k}\Omega$ to $V_{DD}/2$		
¹z	OFF State Leakage Current, Any Y to Z	xc										μА	MIN, 25 C MAX MIN, 25 C MAX	V <sub>IS</sub> = V <sub>DD</sub> or E <sub>n</sub> = V <sub>SS</sub> or V <sub>OS</sub> = V <sub>SS</sub> or V <sub>SS</sub> o		
	Quiescent Power	хс			1 7.5			2 15			4 30	μА	MIN, 25°C MAX	All inputs at	V <sub>DD</sub>	
DD	Supply Current	XM			0.25 7.5			.0.5 15			1 30	μА	MIN, 25°C MAX	or V <sub>SS</sub>		

# FAIRCHILD CMOS • 4016B

AC CHARACTERISTICS AND SET-UP REQUIREMENT	S: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$	C (See Note 3)

						LIMITS	S						
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 10	V	V	DD = 15	5 V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
tPLH tPHL	Propagation Delay, $Y_n$ to $Z_n$ or $Z_n$ to $Y_n$		17 15	35 31		14 10	28 20		13 4	27 9	ns	$C_L$ = 50 pF, $R_L$ = 200 k $\Omega$ Input Transition Times $\leq$ 20 ns $E_n$ = $V_{DD}$ $V_{is}$ = $V_{DD}$ (square wave)	
tPZL tPZH	Output Enable Time		42 45	84 90		20 22	40 44		14 18	28 35	ns	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega \text{ to V}_{SS} \text{ or V}_{DD}$	
tPLZ tPHZ	Output Disable Time		80 74	160 150		78 70	157 140		76 62	155 125	ns	E <sub>n</sub> = V <sub>DD</sub> (square wave) Input Transition Times ≤ 20 ns V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>	
	Distortion, Sine Wave Response					0.4					%	R <sub>L</sub> = $10 \text{ k}\Omega$ Input Frequency = $1 \text{ kHz}$ E <sub>n</sub> = $V_{DD}$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$	
Secretary Secretary	Crosstalk Between Äny Two Switches					0.9					MHz	$R_L = 1 \text{ k}\Omega$ $E_A = V_{DD}$ , $E_B = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) p-p $20 \text{ Log}_{10}$ $[V_{OS}(B)/V_{is}(A)] = -50 \text{ dB}$	
	Crosstalk, Enable Input to Output					50					mV	Input Transition Times $\leq 20$ ns RL(OUT) = 1 k $\Omega$ RL(IN) = 50 $\Omega$ E <sub>n</sub> = V <sub>DD</sub> (square wave)	
	OFF State Feedthrough					1.25					MHz	$R_L = 1 \text{ k}\Omega$ , $E_n = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) p-p $20 \text{ Log}_{10} (V_{OS}/V_{is}) = -50 \text{ dB}$	
	ON State Frequency Response					40					MHz	$R_L = 1 \text{ k}\Omega$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$ $E_n = V_{DD}, 20 \text{ Log}_{10}$ $(V_{os}/V_{os}@ 1 \text{ kHz}) = -3 \text{ dB}$	
fMAX	Enable Input Frequency (Note 4)					10					MHz	CL = 50 pF, RL = 1 k $\Omega$ Input Transition Times $\leq$ 20 ns En = VDD (square wave) Vos = Vos/2 at DC Vis = VDD	
Cis	Input Switch Capacitance					4					pF	V <sub>DD</sub> = 10 V	
Cos	Output Switch Capacitance					4					pF	E <sub>n</sub> = V <sub>SS</sub> V <sub>is</sub> = Open	
C <sub>ios</sub>	Feedthrough Switch Capacitance					0.2					pF	100 kHz or 1 MHz Bridge	

- NOTES:

  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  2. V<sub>is</sub>/V<sub>Os</sub> is the voltage signal at an Input/Output Terminal (Y<sub>n</sub>/Z<sub>n</sub>).

  3. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  4. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.

  5. In certain applications, the current through the external load resistor (R<sub>L</sub>) may include both V<sub>DD</sub> and signal line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1, 4, 8, or 11 the voltage drop across the bidirectional switch must not exceed 0.5 V at T<sub>A</sub>  $\leq$  25°C, or 0.3 V at T<sub>A</sub>  $\geq$  25°C. No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into terminals 2, 3, 9, or 10.

# **4017B** 5-STAGE JOHNSON COUNTER

**DESCRIPTION** – The 4017B is a 5-Stage Johnson Decade Counter with ten glitch free decoded active HIGH Outputs  $(O_0-O_9)$ , an active LOW Output from the most significant flip-flop  $(\overline{O}_5-9)$ , active HIGH and active LOW Clock Inputs  $(CP_0, \overline{CP_1})$  and an overriding asynchronous Master Reset Input (MR).

The counter is advanced by either a LOW-to-HIGH transition at  $CP_0$  while  $\overline{CP_1}$  is LOW or a HIGH-to-LOW transition at  $CP_1$  while  $CP_0$  is HIGH (see Functional Truth Table). When cascading 4017B counters, the  $Q_{5-9}$  output, which is LOW while the counter is in states 5, 6, 7, 8 and 9, can be used to drive the  $CP_0$  input of the next 4017B.

A HIGH on the Master Reset Input (MR) resets the counter to zero (O $_0$  =  $\overline{O}_{5-9}$  = HIGH, O $_1$ -O $_9$  = LOW) independent of the Clock Inputs (CP $_0$ ,  $\overline{C}_{P_1}$ ).

• TYPICAL COUNT FREQUENCY OF 13.8 MHz AT VDD = 10 V

Carry Output (Active LOW)

- . ACTIVE HIGH DECODED OUTPUTS
- TRIGGERS ON EITHER A HIGH-TO-LOW OR LOW-TO-HIGH TRANSITION
- · CASCADABLE

# PIN NAMES


05-9

 $\begin{array}{lll} & & & \text{CPo} \\ \hline \text{CP}_1 & & \text{Clock Input (L} \rightarrow \text{H Triggered)} \\ \text{MR} & & \text{Clock Input (H} \rightarrow \text{L Triggered)} \\ \text{MR} & & \text{Master Reset Input} \\ \text{O}_0 - \text{O}_9 & & \text{Decoded Outputs} \\ \end{array}$ 

# **FUNCTIONAL TRUTH TABLE**

MR	CP <sub>0</sub>	CP <sub>1</sub>	OPERATION
Н	X	X	$O_0 = \overline{Q_{5-9}} = H; O_1 - O_9 = L$
L	Н	H→L	Counter Advances
L	$L \rightarrow H$	L	Counter Advances
L	L	X	No Change
L	X	Н	No Change
L	Н	$L \rightarrow H$	No Change
L	H → L	L	No Change

H = HIGH Level
L = LOW Level
L→H = LOW-to-HIGH Transition
H→L = HIGH-to LOW Transition
X = Don't Care




# CONNECTION DIAGRAM DIP (TOP VIEW)

1005	VDD	16
2001	MR	15
3□00	CPO	114
4002	CP1	13
5□06	05.9	112
607	09	111
703	04	110
8□VSS	08	]9

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)


							LIMIT	S						
SYMBOL	PARAMET	AMETER		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	3 38		
	Quiescent	Quiescent			20			40			80		MIN, 25°C	
	Power	XC			150			300			600	μА	MAX	All inputs at
	Supply Current	V111			5			10			20	20Δ	MIN, 25°C	0 V or V <sub>DD</sub>
		XM		1	150		RIE EI	300			600		MAX	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: Vpp as shown, Vsc = 0 V, TA = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS
THE PERSON NAMED IN	Electrical supplemental supplem	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		18043.245
tPLH	Propagation Delay,		278	700		114	285		82	228	ns	
tPHL	CP <sub>0</sub> or CP <sub>1</sub> to O <sub>n</sub>		226	550		94	240	1	67	192	ns	
tPLH	Propagation Delay,		205	525		87	225	(1	63	180	ns	and the second
tPHL	CP <sub>0</sub> or CP <sub>1</sub> to Q <sub>5-9</sub>		261	650		105	250		73	200	ns	
tPHL	Propagation Delay, MR to On		170	430		80	175		52	140	ns	
tPLH .	Propagation Delay, MR to Q5.9		125	300		65	130		40	104	ns	C <sub>1</sub> = 50 pF,
<sup>t</sup> TLH	Output Transition Time		59	135		31	70		23	45	ns	$R_1 = 200 \text{ k}\Omega$
t <sub>THL</sub>	Output Transition Time		63	135		26	70		19	45	ns	Input Transition
twCP	Min. CP <sub>0</sub> or CP <sub>1</sub> Pulse Width	200	85		70	37		56	28		ns	Times ≤ 20 ns
twMR	Minimum MR Pulse Width	130	52		55	22		44	18		ns	11111es = 20 11s
trec	MR Recovery Time	50	16		25	6		20	3		ns	
th	Hold Time, CP <sub>0</sub> to CP <sub>1</sub>	200	90	oist i	90	39		72	26		ns	
th	Hold Time, CP <sub>1</sub> to CP <sub>0</sub>	200	89		90	39		72	22		ns	
fMAX	Input Count Frequency (Note 3)	2.5	5.8		7	13.8		8	16	100 10	MHz	


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   It is recommended that input rise and fall times to either Clock Input (CP<sub>0</sub> or CP<sub>1</sub>) be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3  $\mu$ s at  $V_{DD} = 15 \text{ V}$ .

# SWITCHING WAVEFORMS



# HOLD TIMES, CPO TO CP1 AND CP1 TO CPO

Hold Times are shown as positive values, but may be specified as negative values.



# MINIMUM PULSE WIDTHS FOR CP AND MR AND RECOVERY TIME FOR MR

 $\begin{array}{ll} \textbf{CONDITIONS: } \overline{\text{CP}_1} = \text{LOW while CP}_0 \text{ is triggered on a LOW-to-HIGH} \\ \text{transition. } t_w\text{CP} \text{ and } t_{\text{rec}} \text{ also apply when CP}_0 = \text{HIGH and } \overline{\text{CP}_1} \text{ is} \\ \text{triggered on a HIGH-to-LOW transition.} \end{array}$ 

# 4018B

# PRESETTABLE DIVIDE-BY-N COUNTER

 $\begin{array}{l} \textbf{DESCRIPTION} - \text{The 4018B is a 5-Stage Johnson Counter with a Clock Input (CP), a Data Input (D),} \\ \text{an asynchronous Parallel Load Input (PL), five Parallel Inputs (P0-P4), five active LOW buffered Outputs ($\overline{\Omega}_0-\overline{\Omega}_4$) and an overriding asynchronous Master Reset Input (MR).} \\ \end{array}$ 

Information on the Parallel Inputs ( $P_0-P_4$ ) is asynchronously loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of the Clock (CP) and Data (D) Inputs. Data present in the counter is stored on the HIGH-to-LOW transition of the Parallel Load Input (PL). When the Parallel Load Input is LOW, the counter advances on the LOW-to-HIGH transition of the Clock Input (CP). By connecting the Outputs ( $\overline{Q}_0-\overline{Q}_4$ ) to the Data Input (D¹, the counter operates as a divide-by-n counter ( $2 \le n \le 10$ ); see below.

A HIGH on the Master Reset Input (MR) resets the counter ( $\overline{Q}_0 - \overline{Q}_4$  = HIGH) independent of all other inputs.


- ASYNCHRONOUS MASTER RESET INPUT (ACTIVE HIGH)
- . ACTIVE LOW FULLY BUFFERED DECODED OUTPUTS
- DIVIDE-BY-N WITH 2≤N≤10
- CLOCK INPUT L→H EDGE-TRIGGERED
- ASYNCHRONOUS PARALLEL LOAD INPUT (ACTIVE HIGH)

# PIN NAMES

PL	Parallel Load Input
P0-P4	Parallel Inputs
D	Data Input
CP	Clock Input (L→H Edge-Triggered
MR	Master Reset Input
$\bar{Q}_0 - \bar{Q}_4$	Buffered Outputs (Active LOW)

# DIVIDE-BY-N MODE SELECTION

D INPUT
$\bar{a}_0$
$\bar{\alpha}_0 \cdot \bar{\alpha}_1$
$\bar{Q}_1$
$\bar{\mathbf{Q}}_1 \cdot \bar{\mathbf{Q}}_2$
$\bar{Q}_2$
$\bar{\mathbf{Q}}_2 \cdot \bar{\mathbf{Q}}_3$
$\bar{Q}_3$
$\bar{Q}_3 \cdot \bar{Q}_4$
Q <sub>4</sub>



7

LOGIC DIAGRAM


		ARAMETER												
SYMBOL	PARAME			V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Power	XC		196	20			40			80	^	MIN. 25°C	All inputs
			XC			150	7		300			600	μА	MAX
DD					5	E COL		10			20		MIN. 25°C	
		XM			150			300	100		600	μА	MAX	

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25° C (See Note 2)


		T			Tree of	LIMIT	S					
SYMBOL	PARAMETER		V <sub>DD</sub> =	5 V		V <sub>DD</sub> =	Non-Solven	1	/DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay,		280	500	1	115	200		80	160	ns	
t <sub>PHL</sub>	CP to Qn	Rall	280	600		115	240		80	170	ns	
<sup>t</sup> PLH	Propagation Delay, MR to Qn		280	600		115	240		80	170	ns	$C_L = 50 \text{ pF}, R_L =$ 200 k $\Omega$ , Input Transition Times $\leq 20 \text{ ns}$
t <sub>PLH</sub>	Propagation Delay,		280	600		115	240		80	170	ns	
tPHL	PL to Qn		280	740		115	300		80	200	ns	
t <sub>TLH</sub>	Output Transition		59	135	300	31	75	8 300	23	45	ns	
t <sub>THL</sub>	Time		63	135		26	75		19	45	ns	
t <sub>rec</sub>	MR Recovery Time	250	150		110	50		90	40		ns	
t <sub>w</sub> MR	MR Minimum Pulse Width	130	65	010	60	30		48	22		ns	
t <sub>w</sub> CP	CP Minimum Pulse Width	260	100		130	50		100	40		ns	
ts	Set-Up Time, D to CP	175	85		75	25		60	35		ns	
th	Hold Time, D to CP		0			0			0		ns	
ts	Set-Up Time, Pn to PL	175	85		75	25		60	35		ns	
t <sub>h</sub>	Hold Time, Pn to PL		0			0			0		ns	
<sup>f</sup> MAX	Input Count Frequency (Note 3)	1.5	3		3.5	8		4.5	10		MHz	

Additional DC Characteristics are listed in this section under 40008 Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 40008 Series CMOS Family Characteristics.
 For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
 It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.


# SWITCHING WAVEFORMS



MINIMUM CLOCK PULSE WIDTH AND SET-UP AND HOLD TIMES, D TO CP



SET-UP AND HOLD TIMES, Pn to PL



MR RECOVERY TIME AND MINIMUM MR PULSE WIDTH

Note: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# **4019B**QUAD 2-INPUT MULTIPLEXER

**DESCRIPTION** – The 4019B provides four multiplexing circuits with common selection inputs; each circuit contains two inputs and one output. It may be used to select four bits of information from one of two sources. The A inputs are selected when  $S_A$  is HIGH, the B inputs when  $S_B$  is HIGH. When  $S_A$  and  $S_B$  are HIGH, output  $(Z_n)$  is the logical OR of the  $A_n$  and  $B_n$  inputs  $(Z_n = A_n + B_n)$ . When  $S_A$  and  $S_B$  are LOW, output  $(Z_n)$  is LOW independent of the multiplexer inputs  $(A_n$  and  $B_n)$ . The 4019B cannot be used to multiplex analog signals. The outputs utilize standard buffers for best performance.


#### PIN NAMES

 $S_A$ ,  $S_B$   $A_0 - A_3$ ,  $B_0 - B_3$  $Z_0 - Z_3$  Select Inputs (Active HIGH) Multiplexer Inputs Multiplexer Outputs


# TRUTH TABLE

SEL	ECT	INP	UTS	ОИТРИТ
SA	SB	An	Bn	. Z <sub>n</sub>
L	L	X	X	L
Н	L	L	X	L
Н	L	Н	X	Н
L	Н	X	L	L
L	Н	X	Н	н
Н	Н	н	X	Н
Н	Н	X	Н	Н
Н	Н	L	L	L

H = HIGH Level
L = LOW Level
X = Don't Care



# LOGIC SYMBOL



V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8

# CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAMET	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
I <sub>DD</sub>	Quiescent Power	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

# AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)


	<b>《新文本》</b> 图 2 图 2 图 2 图 2 图 2 图 2 图 2 图 2 图 2 图					LIMIT	S							
SYMBOL	PARAMETER	V	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V		V <sub>DD</sub> = 15V			TEST CONDITIONS
	State Laboratory	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	4 Traks	LAKING SUPER		
tPLH .	Propagation Delay,		75	150		35	70	nus i	24	56	ns	C <sub>L</sub> = 50 pF		
PHL	SA, SB, An or Bn to Zn		85	160		37	75		29	60	ns	R <sub>L</sub> = 200 kΩ		
TLH	Output Transition Time		80	135		42	70		32	45	ns	Input Transition		
THL	Output Transition Time		90	135		40	70		30	45	ns	Times ≤ 20 ns		


#### NOTES:


1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS







# 4020B 14-STAGE BINARY COUNTER

**DESCRIPTION** – The 4020B is a 14-Stage Binary Ripple Counter with a Clock Input ( $\overline{\text{CP}}$ ), an overriding asynchronous Master Reset Input (MR) and twelve fully buffered Outputs ( $\Omega_0$ ,  $\Omega_3$ – $\Omega_13$ ). The counter advances on the HIGH-to-LOW transition of the Clock Input ( $\overline{\text{CP}}$ ). A HIGH on the Master Reset Input (MR) clears all counter stages and forces all Outputs ( $\Omega_0$ ,  $\Omega_3$ – $\Omega_{13}$ ) LOW, independent of the Clock Input ( $\overline{\text{CP}}$ ).


- 25 MHz TYPICAL COUNT FREQUENCY AT VDD = 10 V
- . COMMON ASYNCHRONOUS MASTER RESET
- FULLY BUFFERED OUTPUTS FROM THE FIRST STAGE AND THE LAST ELEVEN STAGES

PIN NAMES

CP MR Q<sub>0</sub>, Q<sub>3</sub>-Q<sub>13</sub> Clock Input (H→L Triggered) Master Reset Input (Active HIGH) Parallel Outputs

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the

Dual In-line Package.



# DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	mares:	o nisyeon	
	Quiescent	хс	OV.		20 150	a 1		40 300			80 600	μΑ	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: Von as shown, Vec = 0 V. TA = 25°C

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	V - 1941104 11 VIII VIII II VIII		130	260		55	110	CHE AND	37	88	ns	
tPHL	Propagation Delay, CP to Q <sub>0</sub>		110	220		45	90		33	72	ns	
tPHL	Propagation Delay, MR to Qn		180	360		75	150		50	120	ns	$C_1 = 50 \text{ pF},$
<sup>t</sup> TLH	Output Transition Time		65	135		35	70	- 32	25	45	ns	$R_1 = 200 \text{ k}\Omega$
tTHL	Output Transition Time	is day	65	135		35	70	Bass	25	45	ns	Input Transition
twCP(H)	Minimum Clock Pulse Width	100	50		40	20		32	16		ns	Times ≤ 20 ns
t <sub>w</sub> MR(H)	Minimum MR Pulse Width	140	70		55	27	1 18	44	20		ns	Times = 20 hs
trec	c Recovery Time for MR	85	43	1.8	35	17	FIE	28	12		ns	
fMAX	Input Clock Frequency (Note 2)	5	10		12	25	1-3	14	30		MHz	- Jan B


- NOTES:


  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


  2. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.


  3. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at V<sub>DD</sub> = 5 V, 4  $\mu$ s at V<sub>DD</sub> = 10 V, and 3  $\mu$ s at V<sub>DD</sub> = 15 V.

# TYPICAL ELECTRICAL CHARACTERISTICS











# **SWITCHING WAVEFORMS**





PROPAGATION DELAY MASTER
RESET TO OUTPUT, MINIMUM MASTER RESET
PULSE WIDTH AND RECOVERY TIME FOR MASTER RESET

PROPAGATION DELAY CLOCK TO OUTPUT Q<sub>0</sub>, OUTPUT TRANSITION TIMES AND MINIMUM CLOCK PULSE WIDTH

# 4021B 8-BIT SHIFT REGISTER

DESCRIPTION - The 4021B is an Edge-Triggered 8-Bit Shift Register (Parallel-to-Serial Converter) with a synchronous Serial Data Input (DS), a Clock Input (CP), an asynchronous active HIGH Parallel Load Input (PL), eight asynchronous Parallel Data Inputs (P0-P7) and Buffered Parallel Outputs from the last three stages ( $Q_5$ - $Q_7$ ).

Information on the Parallel Data Inputs ( $P_0-P_7$ ) is asynchronously loaded into the register while the Parallel Load Input (PL) is HIGH, independent of the Clock (CP) and Serial Data ( $D_S$ ) inputs. Data present in the register is stored on the HIGH-to-LOW transition of the Parallel Load Input (PL).

When the Parallel Load Input is LOW, data on the Serial Data Input (DS) is shifted into the first register position and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP).

- TYPICAL SHIFT FREQUENCY OF 18.1 MHz AT VDD = 10 V
- PARALLEL-TO-SERIAL DATA TRANSFER
- BUFFERED OUTPUTS AVAILABLE LAST THREE STAGES
- . CLOCK INPUT IS L → H EDGE-TRIGGERED


# PIN NAMES

Parallel Load Input P0-P7 Parallel Data Inputs D<sub>S</sub> Serial Data Input

Clock Input (L→H Edge-Triggered)

Buffered Parallel Outputs from the Last Three Stages 05-07

# LOGIC SYMBOL




VDD = Pin 16 VSS = Pin 8

### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# LOGIC DIAGRAM



 $V_{DD} = Pin 16$ V<sub>SS</sub> = Pin 8 O = Pin No

= Pin Number

							LIMIT	S						
SYMBOL	PARAMET	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V.0			20			40			80		MIN, 25°C	
	Power	XC			150			300			600	μА	MAX	All inputs at
IDD	Supply	XM			5			10			20		MIN, 25°C	0 V or VDD
	Current	AIVI			150			300			600	μΑ	MAX	

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


						LIMIT	S					Le notrole ser di 1970
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	tiel en	The local development
tPLH	Donation Dalay CD to C		134			59			40		ns	
tPHL	Propagation Delay, CP to Q <sub>n</sub>		184			74			49		ns	ATTEMATICATION
tPLH .	Propagation Delay, PL to Qn		188			78			54	ans a	ns	HER OTHER LINES
tPHL	Propagation Delay, PL to Qn		274			105	MIRS.		72	1350	ns	LISTLES KERNESPUR
<sup>t</sup> TLH	Output Transition Time		58			.31			22	ELMI :	ns	La rollar house
<sup>t</sup> THL	Output Transition Time		69			27			22		ns	C <sub>L</sub> = 50 pF,
twCP	CP Minimum Pulse Width		61			21			14		ns	R <sub>L</sub> = 200 kΩ
twPL	PL Minumum Pulse Width		67			24			16	22	ns	Input Transition
trec	PL Recovery Time		71			28			21		ns	Times ≤ 20 ns
ts	Set-Up Time DS to CP		51			16		No.	12		- ns	
th	Hold Time DS to CP		49		1995	15	Tiesd	Of m	11	- 6	ns	
ts	Set-Up Time Pn to PL		78	122		28			18		ns	
th	Hold Time, Pn to PL		72			26			16		ns	
fMAX	Shift Frequency (Note 3)		7.8			18.1	HT BY		21		MHz	

# NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.

# SWITCHING WAVEFORMS

MINIMUM CLOCK PULSE WIDTH AND SET-UP AND HOLD TIMES, DS TO CP



MINIMUM PL PULSE WIDTH, RECOVERY TIME FOR PL, AND SET-UP AND HOLD TIMES,  $P_n$  TO PL

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 4022B

# 4-STAGE DIVIDE-BY-8 JOHNSON COUNTER

**DESCRIPTION** — The 4022B is a 4-Stage Divide-by-8 Johnson Counter with eight glitch free active HIGH Decoded Outputs  $(O_0-O_7)$ , an active LOW Output from the most significant flip-flop  $(\overline{O_4}_-7)$ , an active HIGH and an active LOW Clock Input  $(CP_0,\overline{CP_1})$  and an overriding asynchronous Master Reset Input (MR).

The counter is advanced by either a LOW-to-HIGH transition at  $CP_0$  while  $\overline{CP_1}$  is LOW or a HIGH-to-LOW transition at  $\overline{CP_1}$  while  $CP_0$  is HIGH (see Functional Truth Table). When cascading the counters, the  $\overline{C4}_{-7}$  Output (which is LOW while the counter is in states 4, 5, 6 and 7) can be used to drive the  $CP_0$  Input of the next 4022B. A HIGH on the Master Reset Input (MR) resets the counter to Zero  $(O_0 = \overline{Q_4}_{-7} = \text{HIGH}, O_1 - O_7 = \text{LOW})$  independent of the Clock Inputs  $(CP_0, \overline{CP_1})$ .

- CLOCK EDGE-TRIGGERED ON EITHER A LOW-TO-HIGH TRANSITION OR A HIGH-TO-LOW TRANSITION
- BUFFERED CARRY OUTPUT (Q4-7) AVAILABLE FOR CASCADING
- . BUFFERED FULLY DECODED OUTPUTS

# PIN NAMES

CP<sub>0</sub> CP<sub>1</sub> MR Clock Input (L→H Edge-Triggered) Clock Input (H→L Edge-Triggered) Master Reset Input

Decoded Outputs

Carry (Active LOW) Output


# **FUNCTIONAL TRUTH TABLE**


MR	CPO	CP <sub>1</sub>	OPERATION
Н	X	×	$O_0 = \overline{Q_{4-7}} = H; O_1 - O_7 = L$
L	н	H→L	Counter Advances
L	L→H	L	Counter Advances
L	L	X	No Change
L	×	Н	No Change
L	Н	L→H	No Change
L	L→L	L	No Change

H = HIGH Level
I = LOW Level

L→H = LOW-to-HIGH Transition H→L = HIGH-to-LOW Transition

X = Don't Care





DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)


							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	O V	V	DD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent		417	MI	20	OM	THE R	40	LY2	116	80	1.72	MIN, 25°C	
	Power	XC			150			300			600	μА	MAX	All inputs at
DD s	Supply	2/2.5		Maria H	5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	XM			150			300			600	μА	MAX	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)


						LIMIT	S					The Indian Confession
SYMBOL	PARAMETER	V	DD = 5	V	VI	OD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	LOSS 16	is 190 to remains )
tPLH	Propagation Delay,	F BeVD B	245		1 1 1 1 1 1	95	MARK N	ar isr	60	Figure 1	NACTOR	estavo (unpus y
tPHL	CP <sub>0</sub> or CP <sub>1</sub> to O <sub>n</sub>		195	PG.	90J m	75	10 mg	le sis	50	HI. 000	ns	10 HOR - 1.40 -
t <sub>PLH</sub>	Propagation Delay,	4 5 5	190	DES UN	150.00	75	lo file in	FR05 2 4	50	Device N	ns	Inter sonward
tPHL	CP <sub>0</sub> or CP <sub>1</sub> to Q <sub>4-7</sub>		245			90			60		ns	ARRI NO SOTADA
tPHL .	Propagation Delay, MR to On		130		SINKE	55	ada q	(SLAJI)	40	100	ns	WREAD CENERAL
tPLH	Propagation Delay, MR to Q4-7		110			45			35	THE !	ns	C <sub>L</sub> = 50 pF,
t <sub>TLH</sub>	Output Transition Time		70		S S	35			25			R <sub>L</sub> = 200 kΩ
<sup>†</sup> THL	Output Transition Time		70			35			25		ns	Input Transition
twCP	Min. CP <sub>0</sub> or CP <sub>1</sub> Pulse Width		35			15		1500	10		ns	Times ≤ 20 ns
t <sub>w</sub> MR	Minimum MR Pulse Width		35	,j		15		Shirter	10		ns	200
trec	MR Recovery Time		10			5			5	3.60	ns	Facility
th	Hold Time, CP <sub>0</sub> to CP <sub>1</sub>		70			25			15	1	ns	100 E
th	Hold Time, CP <sub>1</sub> to CP <sub>0</sub>		85			30			20	1 1200	ns	MINO.
fMAX	Input Count Frequency (Note 3)		6	1200		16			24		MHz	

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
 For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.

It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.



NOTE: Note: Hold Times are shown as positive values, but may be specified as negative values.




MINIMUM PULSE WIDTHS FOR CP AND MR AND RECOVERY TIME FOR MR

 $\overline{\text{CONDITIONS:CP}_1}$  = LOW while  $\overline{\text{CP}_0}$  is triggered on a LOW-to-HIGH transition.  $t_{\rm W}{\rm CP}$  and  $t_{\rm rec}$  also apply when  ${\rm CP_0}$  = HIGH and  ${\rm CP_1}$  is triggered on a HIGH-to-LOW transition.

# 4023B TRIPLE 3-INPUT NAND GATE

**DESCRIPTION** — This CMOS logic element provides a 3-input positive NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

# LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

	me OL . 3 thi		MEX.				LIMIT	S					SHI SKI WILL	
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 10	V	V	DD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
	SILV NO S	PROF	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			1			2			4		MIN, 25°C	
	Power	XC			7.5			15			30	μΑ	MAX	All inputs at
IDD	Supply	XM			0.25			0.5		3 8 2	1	. ^	MIN, 25°C	0 V or VDD
	Current	AIVI			7.5			15		-	30	μА	MAX	221040


AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


	A SECTION OF THE SECT					LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	VI	DD = 1	5V	UNITS	TEST CONDITIONS
	SELECT IN THE	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay		45	110		25	60		19	48	ns	C <sub>L</sub> = 50 pF,
tPHL	Tropagation Delay		51	110		25	60		12	48	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		45	135		18	70		17	45	ns	Input Transition
tTHL THE	Output Transition Time		45	135		18	70		12	45	ns	Times ≤ 20 ns


# NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS







# 4024B 7-STAGE BINARY COUNTER

**DESCRIPTION** – The 4024B is a 7-Stage Binary Ripple Counter with a Clock Input  $(\overline{CP})$ , an overriding asynchronous Master Reset Input (MR) and seven fully Buffered Parallel Outputs (Q $_0$ -Q $_6$ ). The counter advances on the HIGH-to-LOW transition of the Clock Input ( $\overline{CP}$ ). A HIGH on the Master Reset Input (MR) clears all counter stages and forces all Outputs (Q0-Q6) LOW, independent of the Clock Input (CP).

- . TYPICAL COUNT FREQUENCY OF 30 MHz AT VDD = 10 V
- . CLOCK TRIGGERED ON THE HIGH-TO-LOW TRANSITION
- ASYNCHRONOUS ACTIVE HIGH MASTER RESET
- OUTPUTS AVAILABLE FROM ALL SEVEN STAGES

### PIN NAMES

CP

Clock Input (H→L Triggered)

MR Master Reset Input 00-06

**Buffered Parallel Outputs** 

# LOGIC SYMBOL




V<sub>DD</sub> = Pin 14 VSS = Pin 7

NC = Pins 8, 10 and 13

### CONNECTION DIAGRAM DIP (TOP VIEW)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# LOGIC DIAGRAM



V<sub>DD</sub> = Pin 14 VSS = Pin 7

= Pins 8, 10 and 13

= Pin Number

			1				LIIVIII	5						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		Agy	
	Quiescent	V0			20	EN PE		40			80		MIN, 25°C	PROPERTY.
	Power	XC	F 199		150			300		5100	600	μΑ	MAX	All inputs at
IDD	Supply	VAA			5	115	-33	10		30	20		MIN, 25°C	0 V or VDD
	Current	XM	No. 1	FILL	150		38-20	300		36.03	600	μА	MAX	


AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (See Note 2)


	61 61	- 0				LIMIT	S				78	
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITION
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	A J SE SON ADA SON		100	200		45	90	120	30	72	ns	
tPHL .	Propagation Delay, CP to Q <sub>0</sub>		97	195		40	80		25	64	ns	087 8
tPHL .	Propagation Delay, MR to Qn		130	260		50	100	GGY	35	80	ns	0 50 -5
tTLH	Output Transition Time	The state of	60	130		30	70		25	45	ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$
tTHL	Output Transition Time		60	130		30	70	Sec.	25	45	ns	Input Transition
t <sub>w</sub> CP	CP Minimum Pulse Width	90	45		35	17	100	28	13		ns	
t <sub>w</sub> MR	MR Minimum Pulse Width	80	40		30	15		24	12	The same	ns	Times ≤ 20 ns
	MR Recovery Time	60	30	11.	25	12		20	9		ns	
fMAX	Input Count Frequency (Note 3)	6	12		15	30	1963	18	36		MHz	A


#### NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.

# TYPICAL ELECTRICAL CHARACTERISTICS











# SWITCHING WAVEFORMS



# 4025B TRIPLE 3-INPUT NOR GATE

DESCRIPTION - This CMOS logic element provides a 3-input positive NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

# LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAMET	TER	V	DD = 5	V	V	DD = 10	0 V	V	DD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V0			1			2			4	m Tuest 3	MIN, 25°C	100
	Power	XC			7.5			15	100	(distribution)	30	μА	MAX	All inputs at
IDD	Supply	XM			0.25			0.5	1/45	Intel sell	1		MIN, 25°C	0 V or VDD
	Current	XIVI			7.5		124 2 3	15			30	μА	MAX	


# AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)


SYMBOL												
	PARAMETER	V	DD = E	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay		45	110		20	60		15	48	ns	C <sub>L</sub> = 50 pF,
tPHL .			47	110		25	60	LOO.	21	48	ns	R <sub>L</sub> = 200 kΩ
tTLH .	Output Transistion Time		38	135		20	70		15	45	ns	Input Transition
tTHL .			38	135		15	70		11	45	ns	Times ≤ 20 ns


## NOTES:

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS







# 4027B DUAL JK FLIP-FLOP

**DESCRIPTION** — The 4027B is a Dual JK Flip-Flop which is edge-triggered and features independent Direct Set, Direct Clear, and Clock inputs. Data is accepted when the Clock is LOW and transferred to the output on the positive-going edge of the Clock. The active HIGH asynchronous Clear Direct (CD) and Set Direct (SD) are independent and override the J, K, or Clock inputs. The outputs are buffered for best system performance.

#### PIN NAMES

IV	Synchronous	Innute

CP	Clock Input (L → H Edge-Triggered)

# SD Asynchronous Direct Set Input (Active HIGH)

# Complement Output

#### TRUTH TABLES

	RONOUS	OUT	PUTS
SD	CD	Q	ā
L	Н	L	Н
Н	L	Н	L
н	Н	Н	Н

= LOW Level


H = HIGH Level

Qn+1 = State After Clock Positive

Transition

SYNCH	PUT		OUTPUTS					
СР	J	K	Qn+1	$\bar{Q}_{n+1}$				
7	L	L	NO CH	IANGE				
7	Н	L	Н	L				
7	L	Н	L	Н				
	Н	Н	ān	Qn				

Conditions: Sp = Cp = LOW



# CONNECTION DIAGRAMS DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

SYMBOL	PARAMETER						LIMIT		et experience					
			V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	Quiescent	Tent.		4			8		12.3	16		MIN, 25°C	
	Power	XC			30	08		60		199	120	μА	MAX	All inputs at
IDD	Supply			C3-1	1			2	LA S	THE R	4		MIN, 25°C	0 V or VDD
	Current	XM	THE R		30			60 120 <sup>µ</sup>	μА	MAX	ALL SHEET BEET			

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 3)

SYMBOL					UNITS							
	PARAMETER	V <sub>DD</sub> = 5 V				V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	TO BUS	
tPLH			100	200		45	85		30	68	ns	
tPHL	Propagation Delay, CP to Q, Q		100	200		45	85		30	68	ns	
tPLH	Propagation Delay, SD to Q		180	350		90	175		75	140	ns	
<sup>t</sup> PHL	Propagation Delay, CD to Q		180	350		90	175		75	140	ns	Dec 2
<sup>t</sup> TLH	Output Transition Time	-30	85	150		45	85		30	50	ns	
tTHL	Output Transition Time	1	85	150		45	85	- 496	30	50	ns	CL = 50 pF,
ts	Set-Up Time, J, K to CP	100	45	3.00	40	20		32	15	1	ns	R <sub>L</sub> = 200 kΩ
th	Hold Time, J, K to CP	0	-25		0	-10		0	-5		ns	Input Transition
twCP(L)	Minimum Clock Pulse Width	150	75		70	35		56	25	10/	ns	Times ≤ 20 ns
twSD(H)	Minimum S <sub>D</sub> Pulse Width	150	75		60	30	1900	48	25	18	ns	March 19
twCD(H)	Minimum C <sub>D</sub> Pulse Width	150	75		60	30	Same	48	25		ns	
t <sub>rec</sub> S <sub>D</sub>	Recovery Time for SD	0	-5		0	-4		0	-3		ns	
t <sub>rec</sub> C <sub>D</sub>	Recovery Time for CD	0	-5		0	-4	-	0	-3	C170-16	ns	
fMAX	Maximum CP Frequency (Note 2)	4	8		8	16		9	19		MHz	

# NOTES:


- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


  Every fixed in this section under 4000B Series CMOS Family Characteristics.


- Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


  4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at V<sub>DD</sub> = 5 V, 4  $\mu$ s at V<sub>DD</sub> = 10 V, and 3  $\mu$ s at VDD = 15 V.

# TYPICAL ELECTRICAL CHARACTERISTICS











# SWITCHING WAVEFORMS



NOTE:  $t_{\rm S}$  &  $t_{\rm h}$  are shown as positive values but may be specified as negative values.

SET-UP TIMES, HOLD TIMES, AND MINIMUM CLOCK PULSE WIDTH



RECOVERY TIME FOR  $\mathbf{S}_D$  , RECOVERY TIME FOR  $\mathbf{C}_D$  , MINIMUM  $\mathbf{S}_D$  PULSE WIDTH, AND MINIMUM  $\mathbf{C}_D$  PULSE WIDTH

# **4028B** 1-OF-10 DECODER

**DESCRIPTION** – The 4028B is a CMOS 4 Bit BCD to 1-of-10 active HIGH decoder. A 1-2-4-8 BCD code applied to inputs  $A_0$  through  $A_3$  causes the selected output to be HIGH, the other nine will be LOW. If desired, the 4028B may be used as a 1-of-8 decoder with enable; 3-bit octal inputs are applied to inputs  $A_0$ ,  $A_1$ , and  $A_2$  selecting an output 0 through 7. Input  $A_3$  then becomes an active LOW enable, forcing the selected output LOW when  $A_3$  is HIGH. The 4028B may also be used as an 8-input demultiplexer with an active LOW data input. The outputs are fully buffered for best performance.

- . BCD TO 1-OF-10 DECODER
- 1-OF-8 DECODER WITH ACTIVE LOW ENABLE
- 8-INPUT DEMULTIPLEXER WITH ACTIVE LOW DATA INPUT

# PIN NAMES


 $A_0 - A_3$  $O_0 - O_9$  Address Inputs, 1-2-4-8 BCD Outputs (Active HIGH)

# TRUTH TABLE

1200	INP	UTS			04		C	UT	PŲT	S			
A3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	00	01	02	03	04	05	06	07	08	09
L	L	L	L	Н	L	L	L	L	L	L	L	L	L
L	L	L	Н	L	Н	L	L	L	L	L	L	L	L
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L
L	Н	L.	L	L	L	L	L	Н	L	L	L	L	L
L	Н	L.	Н	L	L	L	L	L	Н	L	L	L	L
L	Н	Н	L	L	L	L	L	L	L	Н	L	L	L
L	Н	Н	Н	L	L	L	L	L	L	L	Н	L	L
Н	L	L	L	L	L	L	L	L	L	L	L	Н	L
Н	L	L	Н	L	L	L	L	L	L	L	L	L	Н
Н	-L	Н	L	L	L	L	L	L	L	L	L	Н	L
Н	L	Н	Н	L	L	L	L	L	L	L	L	L	Н
Н	Н	L	L	L	L	L	L	L	L	L	L	Н	L
Н	Н	L	Н	L	L	L	L	L	L	L	L	L	Н
Н	Н	Н	L	L	L	L	L	L	L	L	L	Н	L
Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	Н

H = HIGH Level L= LOW Level

# LOGIC SYMBOL




V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8

# CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



STIMBUL	PAHAME	IER	V	DD = 5	V	V	DD = 10	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
l	Quiescent Power	хс			20 150	30		40 300		0	80 600	μА	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)


						LIMIT	S						
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V	DD = 1	5V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
tPLH	Propagation Delay, An to On		167	325		66	145	1381	45	53	ns	CL = 50 pF,	
tPHL .	Propagation Delay, An to On		157	325		57	145		40	46	ns	R <sub>L</sub> = 200 kΩ	
tTLH	Output Transistion Time		85	200		40	100		31	70	ns	Input Transition	
tTHL .	Output Transistion Time		110	200	P. J	37	100	V-3.81	25	70	ns	Times ≤ 20 ns	


# NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS







# 7

# 4029B SYNCHRONOUS UP/DOWN COUNTER

**DESCRIPTION** — The 4029B is a Synchronous Edge-Triggered Up/Down 4-Bit Binary/BCD Decade Counter with a Clock Input (CP), an active LOW Count Enable Input ( $\overline{\text{CE}}$ ), an Up/Down Control Input (UP/DN), a Binary/Decade Control Input (BIN/ $\overline{\text{DEC}}$ ), an overriding asynchronous active HIGH Parallel Load Input (PL), four Parallel Data Inputs (P $_0$ -P $_3$ ), four Parallel Buffered Outputs (Q $_0$ -Q $_3$ ) and an active LOW Terminal Count Output ( $\overline{\text{TC}}$ ).

Information on the Parallel Inputs ( $P_0-P_3$ ) is loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of all other input conditions. With the Parallel Load Input (PL) LOW, operation is synchronous and is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). Operation is determined by the three synchronous Mode Control Inputs;  $UP/\overline{DN}$ ,  $BIN/\overline{DEC}$  and  $\overline{CE}$  (see the Mode Selection Table). These inputs must be stable only during the set-up time prior to the LOW-to-HIGH transition of the Clock Input (CP) and the hold time after this clock transition. The Terminal Count Output ( $\overline{TC}$ ) is LOW when the counter is at its terminal count, as determined by the counting mode, and the Count Enable Input ( $\overline{CE}$ ) is LOW (see Logic Equation for  $\overline{TC}$ ).

- . BINARY OR DECADE UP/DOWN COUNTER
- ASYNCHRONOUS PARALLEL LOAD
- . ACTIVE LOW COUNT ENABLE
- . CLOCK EDGE-TRIGGERED ON THE LOW-TO-HIGH TRANSITION
- . ACTIVE LOW TERMINAL COUNT FOR CASCADING
- . TYPICAL COUNT FREQUENCY OF 12 MHz AT VDD = 10 V

# PIN NAMES

PL Parallel Load Input
P0-P3 Parallel Data Inputs
BIN/DEC Binary/Decade Control Input
UP/DN Up/Down Control Input
CE Count Enable Input (Active LOW)
CP Clock Input (L→H Edge-Triggered)
Q0-Q3 Buffered Parallel Outputs
TC Terminal Count Output (Active LOW)


# MODE SELECTION TABLE

PL	BIN/DEC	UP/DN	CE	СР	MODE
Н	X	×	X	X	Parallel Load (P <sub>n</sub> → Q <sub>n</sub> )
L	X	×	н	X	No Change
L	L	L	L	7	Count Down, Decade
L	L	Н	L	7	Count Up, Decade
L	Н	L	L	7	Count Down, Binary
L	Н	Н	L	7	Count Up, Binary

H = HIGH Level L = LOW Level

X = Don't Care

 $\Gamma$  = Positive-Going Transition





# CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.







 $\overline{PL}$  (Parallel Load Input) — Asynchronously Loads P into Q, Overriding all Other Inputs P (Parallel Input) — Data on this Pin is Asynchronously Loaded into Q, when  $\overline{PL}$  is LOW Overriding all Other Inputs

 $\overline{\mathsf{T}}$  (Toggle Input) — Forces the Q Output to Synchronously Toggle when a LOW is Placed on this Input.

CP (Clock Pulse Input)

Q, Q (True and Complimentary Outputs)

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S									
SYMBOL	PARAME	TER	V	DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS			
	une.	-	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ler es	and the second second				
IDD	Quiescent Power Supply		xc			20	2000		40			80	μА	MIN, 25°C			
						VC	Mark 1	Congress of the	150			300	1 2 3		600	μΑ	MAX.
		XM		U. 61.5	5		11/2/18	10			20	20	MIN, 25°C	0 V or VDD			
	Current	AIVI			150	MATE OF		300			600 µA	MAX					

Notes on following page.


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 3)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	OD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITION
	PAGEAGATION DELAY	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	19	
tPLH tPHL	Propagation Delay, CP to Q <sub>n</sub>		150 150	350 350		62 59	160	Y 0:43	41 39	128 128	ns ns	10001 3
tPLH tPHL	Propagation Delay, CP to TC		167 252	450 650		71 100	180 245		48 66	144 196	ns ns	1001 6
tPLH tPHL	Propagation Delay, PL to Q <sub>n</sub>		170 220	325 450		70 90	150 195		45 62	120 156	ns	
tTLH tTHL	Output Transition Time		60 65	135 135		31 25	75 75	sev?	23 18	45 45	ns ns	- 10 B
twCP	CP Minimum Pulse Width	125	50		60	21		48	14	133	ns	C <sub>L</sub> = 50 pF,
twPL	PL Minumum Pulse Width	150	60		55	21	-	44	16		ns	R <sub>L</sub> = 200 kΩ
trec	PL Recovery Time	150	62		60	24	1	48	17		ns	Input Transition
t <sub>s</sub>	Set-Up Time, BIN/DEC to CP Hold Time, BIN/DEC to CP	250	106 -90		100	41 -35		80	29 -25		ns ns	Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, UP/DN to CP Hold Time, UP/DN to CP	325	145 -90		130	55 -35		104	38 -25	SP13	ns ns	
t <sub>s</sub>	Set-Up Time, CE to CP Hold Time, CE to CP	275	118 -40		120	49 -15		96	23 -10		ns ns	
t <sub>s</sub>	Set-Up Time, P <sub>n</sub> to PL Hold Time, P <sub>n</sub> to PL	70	29 -40	4.280	30	11 -20	9	24	8 -20		ns ns	
fMAX	Input Clock Frequency (Note 2)	2	5		5	12		6	14		MHz	


# NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. For  $f_{\mbox{MAX}}$  input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 3. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.


# SWITCHING WAVEFORMS



NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.







# APPLICATIONS

Interconnection techniques for multistage counting are shown in Figures 1 through 4. When using the schemes shown in Figures 1, 3 and 4, the BIN/DEC and UP/DN Inputs may be changed only when the Clock Input to the first stage is HIGH. However, when using the scheme shown in Figure 2, UP/DN, BIN/DEC and CE may be changed independent of the state of the Clock Input. The methods illustrated in Figures 1 and 3 will operate with long transition times at the Clock Input to the first counter; whereas, the other schemes require a fast transition at the Clock Input.

Figure 1 is a ripple clock expansion scheme in which the maximum counting frequency is limited only by the frequency capability of the first counter. The disadvantage of this technique is that the Outputs of the most significant stage do not change until the clock has rippled through all the preceding stages.

A fully synchronous expansion method is shown in Figure 2. Since the Clock Input is applied simultaneously to all stages, the Outputs of all stages change simultaneously. The maximum counting frequency is limited by the time required for the Count Enable to ripple through all the stages before the next Clock Input is applied.

The semi-synchronous technique illustrated in Figure 3 allows a higher counting frequency than the method shown in Figure 2 by allowing  $\overline{TC}$  to take either 10 or 16 clock periods to ripple from the second stage to the most significant stage (10 clock periods when BIN/ $\overline{DEC}$  = L, 16 clock periods when BIN/ $\overline{DEC}$  = H). The Outputs of all stages, except the first, change simultaneously. The Outputs of the first stage change before the other stages.

The speed advantage of this scheme is lost if the count direction or count modulus is rapidly changed.

The method shown in Figure 4 is the same as in Figure 3 except an external gate is added to reduce the delay between the Clock Input to the first stage and the Clock Input to the following stages.




Fig. 1 RIPPLE CLOCK EXPANSION




Fig. 2 PARALLEL CLOCK EXPANSION (FULLY SYNCHRONOUS)




Fig. 3 SEMI-SYNCHRONOUS EXPANSION





Fig. 4 HIGH SPEED SEMI-SYNCHRONOUS EXPANSION

# 4030B QUAD EXCLUSIVE—OR GATE

**DESCRIPTION** – The 4030B CMOS logic element provides the Exclusive-OR function. The outputs are fully buffered for best performance. The 4030B is a direct replacement for the 74C86/54C86 and the 14507.

# F4030 QUAD EXCLUSIVE-OR GATE



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

	-						LIMIT	S						LIVARE
SYMBOL	PARAMETER		V	V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		A CONTRACT OF THE PARTY OF THE	
	Quiescent				1			2			4		MIN, 25°C	
	Power	XC			7.5			15			30	μΑ	MAX	All inputs at
	Supply Current XM	VAA	18.88		0.25			0.5			1		MIN, 25°C	0 V or VDD
		AIVI	1		7.5			15			30 μΑ	MAX		


# AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)


						LIMIT	S				-	3100m
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay, A or B to X		85	170	100	45	90		27	72	ns	C <sub>L</sub> = 50 pF,
tPHL	Propagation Delay, A or B to A	-	85	170		45	90		27	72	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		50	100		23	50		17	35	ns	Input Transition
tTHL	Output Transition Time		50	100		23	50		17	35	ns	Times ≤ 20 ns


# NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS







# 4031B 64-STAGE STATIC SHIFT REGISTER

Data from the selected Data Inputs ( $D_0$  or  $D_1$ ), as determined by the state of the Select Input (S), is shifted into the first shift register position and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP).  $D_0$  is selected by a LOW on the Select Input (S) and  $D_1$  is selected by a HIGH on the Select Input (S).

Registers can be cascaded by connecting all the Clock Inputs (CP) together or by driving the Clock Input (CP) of the right-most register with the system clock and connecting the Clock Output (CO) to the Clock Input (CP) of the preceding register. When the second technique is used in the recirculating mode, a flip-flop must be used to store the Output (Q63) of the right-most register until the left-most register is clocked.

. CLOCK INPUT IS L .H EDGE-TRIGGERED

Data Innuts

- DATA SELECT INPUT (S) ALLOWS DATA INPUT AT EITHER D<sub>0</sub> OR D<sub>1</sub> INPUTS
- . EASILY CASCADED
- TRUE AND COMPLEMENTARY BUFFERED OUTPUTS AVAILABLE FROM 64TH STAGE


# PIN NAMES


00,01	Data inputs
S	Data Select Input
CP	Clock Input (L ·H Edge-Triggered)
CO	Buffered Clock Output
Q <sub>63</sub>	Buffered Output from the 64th Stage
063	Complementary Buffered Output from the 64th Stage

# TRUTH TABLE

	1111	OTTI IA	DEL
S	D <sub>0</sub>	D <sub>1</sub>	Data Into Flip-Flop 1
L	L	X	L
L	Н	X	Н
Н	X	L	L
H.	X	Н	Н

L = Low Level
H = High Level
X = Don't Care






							LIIVII I	0						
SYMBOL	PARAMET	TER	V	DD = 5	DD = 5 V		V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent		312	151	20		HIT	40	IA	16	80		MIN, 25°C	
	Power	XC			150			300		18.3	600	μА	MAX	All inputs at
IDD	Supply				5			10			20		MIN, 25°C	0 V or VDD
	Current	XM		T. Daniel	150			300			600	μΑ	MAX	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25$ °C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay, CP to Q63, Q63		120			60	y Sept	S 1 . 10	40	er trop	ns	MAN TEND BUT TO THE
tPHL .	Propagation Delay, CP to 063, 063		120		101Z	60	Service.	100	40	1913	ns	beared a finite full
<sup>t</sup> PLH	Propagation Delay, CP to CO		45			25			20		ns	
tPHL	Propagation Delay, CF to CO		45			25			20	AL PET	ns	Tel Televil XXIII X
tTLH	Output Transition Time		65			35			15	2000	ns	CL = 50 pF,
tTHL	Output Transition Time		65			35			15		ns	R <sub>L</sub> = 200 kΩ
twCP(L)	Minimum Clock Pulse Width		25			10	0 0	meni	8	esseri.	ns	Input Transition
ts	Set-Up Time, S to CP		75			40			30	- 207	ns	Times ≤ 20 ns
th	Hold Time, S to CP		40			20	Ten di	5 13	15		ns	
ts	Set-Up Time Dn to CP		75			40			30		ns	alone T
th	Hold Time, Dn to CP		40			20			15		ns	and the
fMAX	Max. Clock Frequency (Note 3)		4			8			9		MHz	

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns. 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at V<sub>DD</sub> = 15 V.



NOTE: Set-up  $(t_s)$  and Hold  $(t_h)$  Times are shown as positive values but may be specified as negative values.

# **4034B** 8-BIT UNIVERSAL BUS REGISTER

**GENERAL DESCRIPTION** — The 4034B is an 8 Bit Bi-directional Parallel/Serial Input/Output Bus Register with a Serial Data Input (Dg), a Clock Input (CP), an active HIGH asynchronous or synchronous Paralleled Load/Parallel Enable Input (PL/PE), two mode control inputs, Asynchronous/Synchronous (A/ $\overline{S}$ ) and Data Transfer (P/Q), two sets of eight bi-directional Parallel Data Inputs/Outputs (P $_{Q}$ -P $_{Q}$ ), and an active HIGH Output Enable Input (EOp) controlling the P $_{Q}$ -P $_{Q}$  Parallel Data Inputs/Outputs

The Data Transfer Mode Control Input (P/Q) determines the direction of data flow. When P/Q is HIGH  $P_0-P_7$  act as a parallel data inputs and  $Q_0-Q_7$  act as parallel data outputs. When P/Q is LOW,  $Q_0-Q_7$  act as parallel data inputs and  $P_0-P_7$  act as parallel data outputs. A LOW on the Output Enable Input (EOp) forces the  $P_0-P_7$  Input/Outputs to assume a high impedance "OFF" state, regardless of other input conditions.


An Asynchronous/Synchronous (A/ $\overline{S}$ ) Mode Control Input allows either asynchronous or synchronous data transfer. With the A/ $\overline{S}$  input HIGH, parallel data may be transferred asynchronously, independent of the Clock Input (CP), at the  $P_0$ - $P_7$  or  $Q_0$ - $Q_7$  Parallel Data Inputs/Outputs with the direction of data transfer dependent upon the state of the P/Q input. Asynchronous parallel data transfer at either  $P_0$ - $P_7$  or  $Q_0$ - $Q_7$  occurs when both the Asynchronous/Synchronous (A/ $\overline{S}$ ) and the Parallel Load/Parallel Enable (PL/ $\overline{PE}$ ) Inputs are HIGH. With the A/ $\overline{S}$  input LOW parallel or serial data may be transferred synchronously. Synchronous serial data transfer on the Serial Data Inputs (Dg) occurs on the LOW-to-HIGH transition at the Clock Input (CP) when both PL/ $\overline{PE}$  and A/ $\overline{S}$  inputs are LOW. With A/ $\overline{S}$  LOW and PL/ $\overline{PE}$  HIGH, synchronous parallel data transfer on either  $P_0$ - $P_7$  or  $Q_0$ - $Q_7$  occurs on the LOW-to-HIGH transition at the Clock Input (CP). The direction of data transfer is dependent upon the state of the P/Q input.

The 4034B is useful in applications requiring bi-directional transfer of parallel data between two data buses, conversion of serial data to parallel form and transfer of the parallel data to either of two data buses, recirculation of parallel data, or acceptance of parallel data from either of two buses for conversion to serial form.

- BI-DIRECTIONAL DATA TRANSFER
- ASYNCHRONOUS OR SYNCHRONOUS PARALLEL OPERATION
- SYNCHRONOUS SERIAL OPERATION
- 3-STATE OUTPUT ENABLE
- SERIAL-TO-PARALLEL OR PARALLEL-TO-SERIAL DATA TRANSFER
- PARALLEL LOAD OR PARALLEL ENABLE

# PIN NAMES

Ds	Serial Data Input
Po-P7	Parallel Data Inputs/Outputs
Q <sub>0</sub> -Q <sub>7</sub>	Parallel Data Inputs/Outputs
PL/PE	Parallel Load/Parallel Enable Input
CP	Clock Input
A/S	Asynchronous/Synchronous Mode Control Input
P/Q	Data Transfer Mode Control Input
EOp	Output Enable Input for Pn Parallel Data Inputs/Outputs



CONNECTION DIAGRAMS



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# **BLOCK DIAGRAM** 6089898989 P0P1P2P3P4P5P6P7 OCTAL 2-CHANNEL MX/DEMX EO Po P1 P2 P3 P4 P5 P6 P7 8-BIT SHIFT REGISTER 0001020304050607 OCTAL 2-CHANNEL MX/DEMX 80654300 V<sub>DD</sub> = Pin 24 V<sub>SS</sub> = Pin 12 ○ = Pin Number

MODE SELECTION TABLE

EOp	PL/PE	P/Q	A/S	MODE	OPERATION
L	L	L	×	Serial	Synchronous Serial data input, P and Q parallel data outputs disabled.
L	L	Н	×	Serial	Synchronous Serial data input, Q Parallel data output.
L	Н	L	L	Parallel	Q Synchronous Parallel data inputs, P Parallel data outputs disabled.
L	Н	L	Н	Parallel	Q Asynchronous Parallel data inputs, P Parallel data outputs disabled.
L	Н	Н	L	Parallel	P Parallel data inputs disabled, Q Parallel data outputs, synchronous data recirculation.
L	Н	Н	Н	Parallel	P Parallel data inputs disabled, Q Parallel data outputs, asynchronous data recirculation.
Н	L	L	×	Serial	Synchronous serial data input, P Parallel data output.
Н	L	Н	X	Serial	Synchronous serial data input, Q Parallel data output.
Н	Н	L	L	Parallel	Q Synchronous Parallel data input, P Parallel data output.
Н	Н	L	Н	Parallel	Q Asynchronous Parallel data input, P Parallel data output.
Н	Н	Н	L	Parallel	P Synchronous Parallel data input, Q Parallel data output.
Н	Н	Н	Н	Parallel	P Asynchronous Parallel data input, Q Parallel data output.

X = Don't Care, H = HIGH Level, L = LOW Level

Note: Outputs change at positive transition of clock in the serial mode and when the A/S input is LOW in the parallel mode. During transfer from parallel to serial operation, A/S should remain LOW in order to prevent  $D_S$  transfer into flip-flops.

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0 \text{ V (Note 1)}$ 

	Barrier DK						LIMIT	S						
SYMBOL	PARAMETE	R	V	DD = 5	V	V	D = 10	VC	V	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
		хс		986			001	1		DECK !	1.6		MIN, 25°C	PLESSEDIAL HTM.
	Output OFF	AC		100			990				12	110	MAX	Output Returned
OZH Current HIGH	XM					1			M .	0.4	μΑ	MIN, 25°C	to V <sub>DD</sub> , EO <sub>P</sub> = V <sub>SS</sub>	
		AIVI					PE I				12		MAX	10-10005
Out	Output OFF Current LOW	VC					15			UNIV.	-1.6		MIN, 25°C	· 图图图 1 李朝
		AC								905	-12		MAX	Output Returned
		XM								100	-0.4	μΑ	MIN, 25°C	to V <sub>SS</sub> , EO <sub>P</sub> = V <sub>SS</sub>
		AIVI									-12		MAX	A PARTY
	Quiescent	VC.		P. I	20			40	1		80	1	MIN, 25°C	
Inc.	Power XC			150			300		1	600		MAX	All inputs	
	Supply	VM			5		1345	10			20	μΑ	MIN, 25°C	at 0 V or V <sub>DD</sub>
	Current	XM	1 50.36	-	150	1007	of train	300	to rura	( P 20)	600	place a T	MAX	a for management of a

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS}$  = 0V,  $T_{A}$  = 25°C (See Note 2) A SYNCHRONOUS MODE ONLY

						LIMITS	3					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	OV	V	D = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay, PL/PE to		300	THE STATE OF		160			120		ns	
t <sub>PHL</sub>	Qn or Pn	10-	300			160			120		ns	
t <sub>PLH</sub>	Propagation Delay, A/S to		285			150			115		ns	C <sub>L</sub> = 50 pF,
t <sub>PHL</sub>	Pn or Qn		285			150			115		ns	R <sub>L</sub> = 200 Ω
$t_WA/\overline{S}(H)$	A/S Minimum Pulse Width (HIGH)		150	719		75			55		ns	Input Transition
wPL/PE(H)	PL/PE Minimum Pulse Width(HIGH)		150			75		TO DE	55		ns	Times ≤20 ns
twP/Q	P/Q Minimum Pulse Width		150			75			55		ns	
ts	Set-Up Time, Pn or Qn to PL/PE		35			15	1		12		ns	
th	Hold-Time, Pn or Qn to PL/PE	8	-10			-5			-2		ns	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_{A} = 25^{\circ}$ C (See Note 2) SYNCHRONOUS MODE ONLY


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	D = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, CP to	-	300	- Comp		155	-	1000	120	-	ns	
t <sub>PHL</sub>	Q <sub>n</sub> or P <sub>n</sub>	1.041	300			155	1000		120		ns	
twCP .	CP Minimum Pulse Width	Service Science Service	100		1	50	1		40		ns	
ts	Set-Up Time, PL/PE to CP		35			15			12	- 33	ns	C <sub>1</sub> = 50 pF,
th	Hold Time, PL/PE to CP		-10		7	-5			-2		ns	$R_1 = 200 \text{ k}\Omega$
ts	Set-Up Time, DS to CP	17 11 F 17 W	35			15		T B	12		ns	Input Transition
th	Hold Time, DS to CP		-10			-5			-2		ns	Times ≤ 20 ns
ts	Set-Up Time, A/S to CP	and the same of	35			15	11,7 %	100	12		ns	
th	Hold Time, A/S to CP		-10			-5			-2		ns	
ts	Set-Up Time, P/Q to CP		35			15			12		ns	
th	Hold Time, P/Q to CP		-10			-5			-2		ns	
<sup>f</sup> MAX	Input Count Frequency (Note 3)		4	rebit	WHI T	8	lets.		9		MHz	


Notes are on the following page.

0.1 WIDOL	FARANCIER	V	DD = 5	V	V	D = 1	0V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, P/Q to		300	100		160			120		ns	
t <sub>PHL</sub>	Qn or Pn	101	300			160			120		ns	ti remote
<sup>t</sup> PZH	Output Enable Time	1 T	60			37		1	25		ns	History Williams
<sup>t</sup> PZL	(Note 5)	Fax	60			37			25		ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHZ	Output Disable Time		60			37			25		ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PLZ	(Note 5)		60			37			25	1	ns	Input Transition
<sup>t</sup> TLH	Output Transition Time		85		3 3 2 1	45			30		ns	Times ≤ 20 ns
<sup>t</sup> THL			85			45			30		ns	
t <sub>w</sub> EO <sub>P</sub> (H)	EO <sub>P</sub> Minimum Pulse Width (HIGH)	18-1	150		98-1	75			55		ns	County Conty

- 1. Additional dc characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
  4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD} = 5 \text{ V}$ , 4  $\mu$ s at  $V_{DD} = 10 \text{ V}$ , and 3  $\mu$ s at V<sub>DD</sub> = 15 V.
- 5. For  $t_{PZH}$  and  $t_{PHZ}$ ,  $R_{L}$  = 1 k $\Omega$  to  $V_{SS}$ . For  $t_{PZL}$  and  $t_{PLZ}$ ,  $R_{L}$  = 1 k $\Omega$  to  $V_{DD}$ .

# AC WAVEFORMS ASYNCHRONOUS MODE ONLY






Minimum Pylse Widths for A/ $\overline{S}$ , P/Q and PL/ $\overline{PE}$  and Set-Up and Hold Times Pn or Qn to PL/ $\overline{PE}$ 


# 7

# AC WAVEFORMS (Cont'd) SYNCHRONOUS MODE ONLY




SET—UP AND HOLD—TIMES A/ $\overline{s}$  TO CP, PL/P $\overline{E}$  TO CP AND D $_{S}$  TO CP AND MINIMUM CLOCK PULSE WIDTH

# ALL MODES OF OPERATION



OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



OUTPUT ENABLE TIME ( $t_{PZL}$ ), OUTPUT DISABLE TIME ( $t_{PLZ}$ ) AND MINIMUM EOp PULSE WIDTH

NOTE

Set-up and Hold Times are shown as positive values but may be specified as negative values.

# TYPICAL APPLICATIONS PARALLEL DATA INPUTS SERIAL DATA SERIAL DATA v 0 40210 v 0-A S INPUT -► A/S OUTPUT CLOCK INPUT CLOCK OUTPUT PARALLEL DATA OUTPUTS SHIFT PARALLEL DATA OUTPUT 1 4 OF A4001B OUTPUT ENABLE ► PL/PE SHIFT RIGHT SHIFT LEFT SHIFT RIGHT REGISTER 2 4034B - SHIFT LEFT INPUT REGISTER 4 PARALLEL DATA INPUT

FIG. 2 SHIFT RIGHT/SHIFT LEFT WITH PARALLEL INPUTS

# NOTE

A "HIGH" ("LOW") on the Shift Left/Shift Right Input allows serial data on the Shift Left Input (Shift Right Input) to enter the register on the positive transition of the clock signal. A "HIGH" on the Output Enable Input disables the "P" Parallel Data lines on registers 1 and 2 and enables the "P" data lines on registers 3 and 4 and allows parallel data into registers 1 and 2. Other logic schemes may be used in place of registers 3 and 4 for parallel loading.

When parallel inputs are not used registers 3 and 4 and associated logic are not required.

The shift left input must be disabled during parallel entry.

# 7

# 4035B 4-BIT UNIVERSAL SHIFT REGISTER

**DESCRIPTION** – The 4035B is a fully synchronous edge-triggered 4-Bit Shift Register with a Clock Input (CP), four synchronous Parallel Data Inputs ( $P_0$ – $P_3$ ), two synchronous Serial Data Inputs (J,  $\vec{K}$ ), a synchronous Parallel Enable Input (PE), Buffered Parallel Outputs from all 4-bit positions ( $Q_0$ – $Q_3$ ), a True/Complement Input (T/ $\vec{C}$ ) and an overriding asynchronous Master Reset Input (MR).

Operation is synchronous (except for Master Reset) and is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is HIGH, data is loaded into the register from Parallel Inputs ( $P_0$ - $P_3$ ) on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is LOW, data is shifted into the first register position from the Serial Data Inputs (J,  $\vec{K}$ ) and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP). D-type entry is obtained by tying the two Serial Data Inputs (J,  $\vec{K}$ ) together.

The Outputs  $(Q_0-Q_3)$  are either inverting or non-inverting, depending on the True/Complement Input  $(T/\overline{C})$ . With the  $T/\overline{C}$  Input HIGH, the Outputs  $(Q_0-Q_3)$  are non-inverting (Active HIGH). With the  $T/\overline{C}$  Input LOW, the Outputs  $(Q_0-Q_3)$  are inverting (Active LOW).


A HIGH on the Master Reset Input (MR) resets all four bit positions (Q<sub>0</sub>-Q<sub>3</sub> = LOW if T/ $\overline{C}$  = HIGH, Q<sub>0</sub>-Q<sub>3</sub> = HIGH if T/ $\overline{C}$  = LOW) independent of all other input conditions.

- TYPICAL SHIFT FREQUENCY OF 17 MHz AT VDD = 10 V
- . J, K INPUTS TO THE FIRST STAGE
- . T/C INPUT FOR TRUE OR COMPLEMENTARY OUTPUTS
- . SYNCHRONOUS PARALLEL ENABLE
- CLOCK EDGE-TRIGGERED ON LOW-TO-HIGH TRANSITION
- ASYNCHRONOUS MASTER RESET

# PIN NAMES


PE Parallel Enable Input
P0-P3 Parallel Data Inputs
J First Stage J Input (A)

 $\begin{array}{ll} \text{T/C} & \text{True/Complement Input} \\ \text{MR} & \text{Master Reset Input} \\ \text{Q}_0\text{-Q}_3 & \text{Buffered Parallel Outputs} \end{array}$ 





NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.




DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAMET	TER	V	DD = 5	V	V	DD = 1	O V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	18.3		
IDD	Quiescent XC - Power Supply XM -	V.0			20			40			80		MIN, 25°C	
		XC			150	1131		300			600	μΑ	MAX	All inputs at
		VAA			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
				150			300			600	μΑ	MAX		


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

	S (0.01) (0.3803) (0.01)					LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH .	Propagation Delay, CP to Qn		200	400		90	180	14 91	60	140	ns	
tPHL	Tropagation belay, or to da		200	400		90	180	1	60	140	113	SOL TURNISH .
tPLH	Propagation Delay, MR to Qn		250	500		120	230		75	180	LJABA!	STOKENHOUSE A
TPHL	Propagation Delay, With to Qn		250	500		120	230	0.00110	75	180	ns	11 40GH 20010
tPLH	Propagation Delay, T/C to Qn		125	250		55	120		40	95	ns	Let be a line along del — i
tPHL	Propagation Delay, 17C to Qn		125	250		55	120		40	95	115	
tTLH	Output Transition Time		85	135		45	75		30	45	ns	
THL	Output Transition Time		85	135		45	75		30	45	115	C <sub>L</sub> = 50 pF,
twCP	CP Minimum Pulse Width	125	50		55	20		44	14	al here	ns	R <sub>L</sub> = 200 kΩ
t <sub>w</sub> MR	MR Minimum Pulse Width	150	60		70	25		56	20	3 1416	ns	Input Transition
trec	MR Recovery Time	120	60		54	30		43	22		ns	Times ≤ 20 ns
ts	Set-Up Time, Pn to CP	250	100		110	46		88	32		ns	
th	Hold Time, Pn to CP	10	-90		- 5	-32		0	-22	LOCT IN	115	1.0
ts	Set-Up Time, PE to CP	250	100		110	46		88	32		ns	
th	Hold Time, PE to CP	10	-90		5	-32		0	-22		115	MARIO ART BIRKER
ts	Set-Up Time, J, K to CP	275	130		125	48		100	30		ns	
th	Hold Time, J, K to CP	25	-100		10	-37		5	-23		113	
fMAX	Maximum Input Clock Frequency (Note 3)	4	8		8	17		10	20		MHz	A S

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics. For  $I_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD} = 5$  V, 4  $\mu$ s at  $V_{DD} = 10$  V, and 3  $\mu$ s at  $V_{DD} = 15$  V.



MINIMUM CP PULSE WIDTH AND SET-UP AND HOLD TIMES, PE TO CP,  $P_n$  TO CP, AND J OR  $\overline{\mathsf{K}}$  TO CP



MR RECOVERY TIME AND MINIMUM MR PULSE WIDTH

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# **4U4UB**12-STAGE BINARY COUNTER


**DESCRIPTION** – The 4040B is a 12-Stage Binary Ripple Counter with a Clock Input  $(\overline{CP})$ , an overriding asynchronous Master Reset Input (MR) and twelve fully buffered Outputs  $(Q_0-Q_{11})$ . The counter advances on the HIGH-to-LOW transition of the Clock Input  $(\overline{CP})$ . A HIGH on the Master Reset Input (MR) clears all counter stages and forces all Outputs  $(Q_0-Q_{11})$  LOW, independent of the Clock Input  $(\overline{CP})$ .

- 25 MHz TYPICAL COUNT FREQUENCY AT VDD = 10 V
- . CLOCK IS H→L TRIGGERED
- COMMON ASYNCHRONOUS MASTER RESET
- FULLY BUFFERED OUTPUTS FROM ALL 12 STAGES

# PIN NAMES

CP MR Q0-Q11 Clock Input (H→L Triggered)
Master Reset Input (Active HIGH)
Parallel Outputs

# LOGIC SYMBOL




 $V_{DD} = Pin 16$  $V_{SS} = Pin 8$ 

# CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



# DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)


							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	TATHERN	Haston	
	Quiescent	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or VDD


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
	at or a	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1 347	
<sup>t</sup> PLH	Propagation Delay, CP to Qn		130	260		55	110		37	88	ns	
tPHL	Propagation Delay, CP to Q <sub>0</sub>		110	220		45	90		33	72	ns	
tPHL	HL Propagation Delay, MR to Qn	1 3 2 9	180	360		75	150		50	120	ns	0 - 50 - 5
tTLH	Output Transition Time		65	135		35	70	1 88	25	45	ns	C <sub>L</sub> = 50 pF,
tTHL	Output Transition Time		65	135		35	70	178	25	45	ns	R <sub>L</sub> = 200 kΩ
twCP(H)	Minimum Clock Pulse Width	100	50		40	20		. 32	16		ns	
t <sub>w</sub> MR(H)	Minimum MR Pulse Width	140	70		55	27		44	20		ns	Times ≤ 20 ns
t <sub>rec</sub>	Recovery Time for MR	85	43		35	17		28	12		ns	
fMAX	Input Clock Frequency (Note 2)	5	10		12	25		14	30		MHz	


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
 It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at V<sub>DD</sub> = 15 V.

# TYPICAL ELECTRICAL CHARACTERISTICS












 ${\rm V_{DD}-POWER~SUPPLY~VOLTAGE-V}$ 



# SWITCHING WAVEFORMS



PROPAGATION DELAY MASTER
RESET TO OUTPUT, MINIMUM MASTER RESET
PULSE WIDTH AND RECOVERY TIME FOR MASTER RESET




PROPAGATION DELAY CLOCK TO OUTPUT Q<sub>0</sub>, OUTPUT TRANSITION TIMES AND MINIMUM CLOCK PULSE WIDTH

# 4041B QUAD TRUE/COMPLEMENT BUFFER

GENERAL DESCRIPTION - The 4041B is a Quad True/Complement Buffer which provides both an inverted active LOW Output (Z) and a non-inverted active HIGH Output (Z) for each Input (I).

# LOGIC DIAGRAM



# PIN NAMES

 $\begin{array}{ll} I_a,\,I_b,\,I_c,\,I_d & \text{Buffer Input} \\ Z_a,\,Z_b,\,Z_c,\,Z_d & \text{Buffered True Output} \\ \overline{Z}a,\,\overline{Z}_b,\,\overline{Z}_c,\,\overline{Z}_d & \text{Buffered Complementary Output} \end{array}$ 

# CONNECTION DIAGRAM DIP (TOP VIEW)



# NOTE:

The flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)


						L	IMITS				B.			
SYMBOL	PARAM	ETER	V	DD = 5	V	V	D = 1	10 V	VE	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
Гон	Output HIC Current		-2.7 -2.25 -1.6			-5.4 -4.5 -3.2			-15.5 -13 -8.7			mA	MIN 25°C MAX	$V_{OUT}$ = 4.6 V for $V_{DD}$ = 5 V $V_{OUT}$ = 9.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 13.5 V for $V_{DD}$ = 15 V Inputs at $V_{DD}$ or $V_{SS}$ per Logic Function
loL	Output LO	W	2.7 2.25 1.6			6.25 5 3.5			18 15 10			mA	MIN 25°C MAX	$V_{OUT}$ = 0.4 V for $V_{DD}$ = 5 V $V_{OUT}$ = 0.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 1.5 V for $V_{DD}$ = 15 V Inputs at $V_{DD}$ or $V_{SS}$ per Logic Function
F	Quiescent XC Power Supply XM Current	хс			4 30			8 60			16 120	μА	MIN 25°C MAX	All inputs
IDD		XM			1 30			2 60			4 120	μА	MIN 25°C MAX	at 0 V or V <sub>DD</sub>


					101	LIMITS	S	0.23				
SYMBOL	PARAMETER	V	DD 5	V	V	DD = 1	0V	V	OD = 1	5V	UNITS	TEST CONDITIONS
	933311	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay		60	125		25	60		20	48	ns	C <sub>L</sub> = 50 pF,
t <sub>PHL</sub>			60	125		25	60		20	48	ns	$R_L = 200 \text{ k}\Omega$
<sup>†</sup> TLH	Output Transition Time		30	75		15	40		12	30	ns	Input Transition
<sup>†</sup> THL			30	75		15	40		12	30	ns	Times ≤ 20 ns


NOTES

- 1. Additional de characterístics are listed in this section under 4000B Series CMOS Family Characterístics.
- 2. Propagation delays and output transition times are graphically described in this section under 4000 B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS







# 4042B QUAD D LATCH

**DESCRIPTION** — The 4042B is a 4-Bit Latch with four Data Inputs  $[D_0-D_3]$ , four buffered Latch Outputs  $(Q_0-Q_3]$ , four buffered Complementary Latch Outputs  $(\overline{Q_0}-\overline{Q_3})$  and two Common Enable Inputs  $(E_0$  and  $E_1)$ . Information on the Data Inputs  $(D_0-D_2)$  is transferred to the Outputs  $(Q_0-Q_3)$  while both Enable Inputs  $(E_0,E_1)$  are in the same state, either HIGH or LOW. The Outputs  $(Q_0-Q_3)$  follow the Data Inputs  $(D_0-D_3)$  as long as both Enable Inputs  $(E_0,E_1)$  remain in the same state. When the Wendelmonth Enable Inputs  $(E_0,E_1)$  are different, the Data Inputs  $(D_0-D_3)$  do not affect the Outputs  $(Q_0-Q_3)$  and the information in the latch is stored. The  $\overline{Q_0-Q_3}$  Outputs are always the complement of the  $Q_0-Q_3$  Outputs. The Exclusive-OR input structure allows the choice of either polarity for the Enable Input. With one Enable Input HIGH, the other Enable Input is active HIGH; with one Enable Input is active LOW.

The last moment prior to the trailing end of the enable condition that the Latch Outputs can still be affected by the inputs is specified as a set-up time. A negative set-up time, as typically exhibited by this device, means that the latches respond to input changes after the end of the enable condition. Following established industry practice, a hold time is specified, defining the time after the end of the enable condition, that the inputs must be held stable, so that they do not affect the state of the latches. It follows from this definition, that the hold time is identical with the negative set-up time. Set-up and hold times have a tolerance, due to manufacturing process variations, temperature and supply voltage changes. For predictable operation the data input levels must be held stable over the full spread of this timing window starting with the earliest set-up time (largest positive or smallest negative value) to the latest hold time.

# . ACTIVE HIGH OR ACTIVE LOW ENABLE

• TRUE AND COMPLEMENTARY OUTPUTS (Q & Q)

# PIN NAMES

D<sub>0</sub>-D<sub>3</sub> E<sub>0</sub>, E<sub>1</sub> Q<sub>0</sub>-Q<sub>3</sub> Q<sub>0</sub>-Q<sub>3</sub> Data Inputs
Enable Inputs
Parallel Latch

Parallel Latch Outputs
Complementary Paralle


Complementary Parallel Latch Outputs

# TRUTH TABLE

E <sub>0</sub>	E <sub>1</sub>	LATCH CONDITION
L	L	Enabled
L	Н	Not Enabled
Н	L	Not Enabled
Н	Н	Enabled

L = LOW Level H = HIGH Level

# 



# CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# FAIRCHILD CMOS • 4042B

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

SYMBOL	L PARAMETER						LIMIT	S						
			V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent Power	хс			20 150	m	I A	40 300			80 600	μА	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C


	Market Street date	bires	hed he	1-410	e 131 to	LIMIT	S	of the	dista.	HOLE	Section of	HET - METHYRIDE	
SYMBOL	PARAMETER	V	DD = 5	٧	V <sub>DD</sub> = 10 V			V	DD = 1	5V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		teksi di 2 ban gili 26. Hasafi satura dunduk	
tPLH	Propagation Delay,	Falsul	101	200	aman I	45	90	- Idler	33	72	ns	A magniferts Date ver	
tPHL	Data to Output	101/2018 101/2018	99	200		44	88	T San	33	70	ns	engles and here ledi-	
tPLH	Propagation Delay,	el vois	156	310	Medal	66	132	District Control	47	106	ns	0 - 50 - 5	
tPHL	Enable to Output	W 500	137	275	TOTAL BE	58	116	Settle	41	93	ns	C <sub>L</sub> = 50 pF,	
tTLH	Out- A TIAI Time		65	135	1	31	70		25	45	ns	$R_L = 200 \text{ k}\Omega$ Input Transition	
tTHL	Output Transition Time	SERVICE	60	135	Cornell of	26	70	grans a	20	45	ns	Times ≤ 20 ns	
ts	Set-Up Time, Dn to E0 or E1	10	-12	est te i	10	-6	apris fis	8	-4	28/h 31	ns	11111es < 20 11s	
th	Hold Time, Dn to Eo or E1	50	25		25	13	all nece	20	7	,1011	ns	el terdal/dipar grand	
twEn	Minimum Enable Pulse Width	80	40	La Cartie	32	16		23	12	111111111111111111111111111111111111111	ns	E TORES MESSAGE SHOE	


NOTES:


1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


# TYPICAL ELECTRICAL CHARACTERISTICS
















# SWITCHING WAVEFORMS




# SET-UP AND HOLD TIMES, MINIMUM ENABLE PULSE WIDTH

Either E<sub>0</sub> or E<sub>1</sub> is held HIGH or LOW while the other Enable Input is pulsed as per the Truth Table. ts and th are shown as positive values but may be specified as negative values.



PROPAGATION DELAY DATA TO OUTPUT AND TRANSITION TIMES, WITH LATCH ENABLED



# PROPAGATION DELAY ENABLE TO OUTPUT

Either E<sub>0</sub> or E<sub>1</sub> is held HIGH or LOW while the other Enable Input is pulsed as per the Truth Table.

# **4043B**QUAD R/S LATCH WITH 3-STATE OUTPUTS

**DESCRIPTION** – The 4043B is a Quad R/S Latch with 3-State Outputs with a common Output Enable (EO). Each latch has an active HIGH Set Input ( $S_n$ ), an active HIGH Reset Input ( $R_n$ ) and an active HIGH 3-State Output ( $R_n$ ).

When the Output Enable Input (EO) is HIGH, the state of the Latch Outputs  $(Q_n)$  can be determined from the Truth Table (see below). When the Output Enable Input (EO) is LOW, the Latch Outputs are in the high impedance OFF state. The Output Enable Input (EO) does not affect the state of the latch.

- . 3-STATE BUFFERED OUTPUTS (ACTIVE HIGH)
- . COMMON OUTPUT ENABLE
- . SET INPUTS TO EACH LATCH (ACTIVE HIGH)
- RESET INPUTS TO EACH LATCH (ACTIVE HIGH)

## PIN NAMES


EO Common Output Enable Input
S<sub>0</sub>-S<sub>3</sub> Set Inputs
R<sub>0</sub>-R<sub>3</sub> Reset Inputs


Q<sub>0</sub>-Q<sub>3</sub> 3-State Buffered Latch Outputs

# TRUTH TABLE

	INPUTS		OUTPUT
EO	Sn	Rn	Qn
L	X	X	High Impedance
Н	Н	L	Н
Н	L	Н	L
Н	H	Н	н
Н	L	L	No Change

H = HIGH Level
L = LOW Level
X = Don't Care





DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAMETER		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Output OFF	хс			W.						1.6		MIN, 25°C MAX	Output Returned
lozh	Current HIGH XM								0.4	μΑ	MIN, 25°C MAX	to V <sub>DD</sub> , EO = V <sub>SS</sub>		
	Output OFF	хс									-1.6 -12		MIN, 25°C MAX	Output Returned to VSS EO = VSS
OZL	Current LOW	XM									-0.4 - 12	μΑ	MIN, 25°G MAX	
	Quiescent Power	хс	LAMS MR SI	TUSTI METASS	20 150			40 300			80 600	250.443	MIN, 25°C MAX	All inputs at
DD	Supply Current	XM			5 150			10 300			20 600	μΑ	MIN, 25°C MAX	0 V or V <sub>DD</sub>

AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)


						LIMIT	S						
SYMBOL	PARAMETER	V	V <sub>DD</sub> = 5 V				V <sub>DD</sub> = 10 V			5V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
<sup>t</sup> PLH	Propagation Delay, $S_n$ to $Q_n$		80	145		30	70		24	56	ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$ Input Transition Times $\leq 20 \text{ ns}$	
tPHL	Propagation Delay, R <sub>n</sub> to Q <sub>n</sub>		75	135		25	60		20	48	ns		
tPZH	Output Enable Time		30	55		20	40		15	32	ns	(RL = 1 k12 to VSS)	
tPZL	Output Enable Time	SHE	40	75	i des	20	40		15	32	ns	(RL = 1 kΩ to VDD	
tPHZ	Gutput Disable Time	WE (0.8	20	45	HET	20	40	Mark !	18	32	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )	
tPLZ	Output Disable Time		30	55		20	40		15	32	ns	(RL = 1 ks to VDD	
<sup>t</sup> TLH	Output Transition Time		60	135		30	75		20	45	ns		
<sup>t</sup> THL	Output Transition Time		60	135		30	75		20	45	ns		
twSn	Minimum S <sub>n</sub> Pulse Width	60	32		30	13		24	15		ns		
twRn	Minimum R <sub>n</sub> Pulse Width	60	32		30	13		24	15		ns		

NOTES:


1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


# SWITCHING WAVEFORMS



OUTPUT ENABLE TIME (tpHZ) AND OUTPUT DISABLE TIME (tpHZ)





OUTPUT ENABLE TIME (tPZL) AND OUTPUT DISABLE TIME (tPLZ)




MINIMUM  ${\rm R}_N$  and  ${\rm S}_N$  pulse widths and recovery times for  ${\rm R}_N$  and  ${\rm S}_N$ 

# TYPICAL ELECTRICAL CHARACTERISTICS







# 4044B

# QUAD R/S LATCH WITH 3-STATE OUTPUTS

**DESCRIPTION** – The 4044B is a Quad R/S Latch with 3-state Outputs with a common Output Enable Input (EO). Each latch has an active LOW Set Input  $(\overline{S_n})$ , an active LOW Reset Input  $(\overline{R_n})$  and an active HIGH 3-State Output  $(Q_n)$ .

When the Output Enable Input (EO), is HIGH, the state of the Latch Outputs  $(Q_n)$  can be determined from the Truth Table (see below). When the Output Enable Input (EO) is LOW, the Latch Outputs are in the high impedance OFF state. The Output Enable Input (EO) does not affect the state of the latch.

- . 3-STATE BUFFERED OUTPUTS (ACTIVE HIGH)
- . COMMON OUTPUT ENABLE
- . SET INPUTS TO EACH LATCH (ACTIVE LOW)
- . RESET INPUTS TO EACH LATCH (ACTIVE LOW)

# PIN NAMES


 $\begin{array}{lll} {\sf EO} & {\sf Output\ Enable\ Input} \\ \hline S_0 - \overline{S_3} & {\sf Set\ Inputs\ (Active\ LOW)} \\ \hline R_0 - \overline{R_3} & {\sf Reset\ Inputs\ (Active\ LOW)} \\ \hline Q_0 - Q_3 & {\sf 3-State\ Buffered\ Latch\ Outputs} \end{array}$ 

# TRUTH TABLE

	INPUTS		ОИТРИТ
EO	S <sub>n</sub>	R <sub>n</sub>	Qn
Little	X	X	High Impedance
Н	L	Н	н
Н	н	L	L
Н	L	L	L
Н	Н	Н	No Change

H = HIGH Level L = LOW Level X = Don't Care

# VDD = Pin 16 VSS = Pin 8 NC = Pin 2 O = Pin Numbers



# CONNECTION DIAGRAM DIP (TOP VIEW)



# NOTE:

The Flatpack version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)


							LIMIT	S						
SYMBOL	PARAMETER		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			Comments of the
	Output OFF	хс									1.6 12		MIN, 25°C MAX	Output Returned
IOZH I	Current HIGH	XM									0.4	μА	MIN, 25°C MAX	to V <sub>DD</sub> , EO = V <sub>SS</sub>
	Output OFF	хс	T.T.								-1.6 - 12		MIN, 25°C MAX	Output Returned to VSS, EO = VSS
IOZL	Current LOW	XM									-0.4 - 12	μА	MIN, 25°C MAX	
	Quiescent Power	хс	BANS SID TI	Tapari Hillar	<sup>20</sup> 150	es est		40 300		upl I	80 600	BARRE T	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

# AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	V <sub>DD</sub> = 10 V			V	DD = 1	5V	UNITS	TEST CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, $\overline{S}_n$ to $\Omega_n$		70	135		30	65		24	52	ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$ Input Transition Times $\leq 20 \text{ ns}$
tPHL	Propagation Delay, R n to Ωn		70	135		30	65		20	52	ns	
tPZH	Output Enable Time		30	70		15	40		12	32	ns	(RL = 1 kΩ to VSS)
tPZL	Output Enable Time		42	90		20	50		15	40	ns	(RL = 1 kΩ to VDD
tPHZ	Outros Director Time		22	55	E QV	20	50	M	15	40	ns	$(R_L = 1 k\Omega \text{ to VSS})$
tPLZ	Output Disable Time		30	70		20	50		15	40	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub>
tTLH	Output Transition Time		60	135		30	75		20	45	ns	
<sup>t</sup> THL	Output Transition Time		60	135		30	75		20	45	ns	
twRn	Minimum S <sub>n</sub> Pulse Width	55	27		25	14		20	10		ns	
twRn	Minimum Rn Pulse Width	55	27		25	14		20	10		ns	

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


# SWITCHING WAVEFORMS



OUTPUT ENABLE TIME (tPHZ)





OUTPUT ENABLE TIME (tPZL) AND OUTPUT DISABLE TIME (tPLZ)




7-90


# TYPICAL ELECTRICAL CHARACTERISTICS







# PROPAGATION DELAY Sn OR Rn TO Qn VERSUS TEMPERATURE



# 4045B

### 21-STAGE BINARY COUNTER

GENERAL DESCRIPTION — The 4045B is a timing circuit consisting of an on-chip crystal oscillator circuit, a 21-stage binary ripple counter, two output pulse shaping circuits, two output buffers and one 20V Zener diode for protection against power supply transients. The device has an External Crystal Input (I $_{\rm X}$ ), an External Crystal Output (0 $_{\rm X}$ ), source connections to the n-channel and p-channel transistors of the oscillator circuit (S $_{\rm N}$  and S $_{\rm P}$ ), and a Data Output (Q $_{\rm 20}$ ) and Complimentary Data Output ( $_{\rm 100}$ ) from the 21st stage of the binary ripple counter, both with 0.03125% duty cycles.

. The 4045B may be used with an external crystal oscillator circuit as shown in the Block Diagram or an external clock pulse may be applied to the Crystal Output  $(0_X)$  with the Crystal Input  $(1_X)$  tied to the Crystal Output  $(0_X)$  and to the source connections (Sp and  $S_N$ ). A Schmitt trigger is provided to allow slow rise and fall times on the External Clock Input signal.


The crystal oscillator circuit can be made less sensitive to variations in the power supply voltage by adding external resistors  $R_1$  and  $R_2$  (see block diagram). If these external resistors are not required, source connection  $S_P$  must be tied to  $V_{DD}$  and source connection  $S_N$  must be tied to  $V_{SS}$ .


The Buffered Output  $(\Omega_{20})$  provides an Output signal with a frequency of  $1/2^{21}$  times the input frequency and a duty cycle of 0.03125%. The Complimentary Buffered Output provides the same output signal with a 180° phase shift from  $\Omega_{20}$ . As shown in the Block Diagram, an input frequency of 2.097152 MHz will yield output signals with frequencies of 1 Hz duty cycles of 1/32 seconds and a phase shift (between  $\Omega_{20}$  and  $\Omega_{20}$ ) of a one-half second.

- ON-CHIP CRYSTAL OSCILLATOR OR EXTERNAL CLOCK INPUT
- . HIGH OUTPUT DRIVE CAPABILITY
- EXTERNAL SOURCE CONNECTIONS FOR IMPROVED TIMING STABILITY
- ON-CHIP ZENER DIODES FOR SUPPLY REGULATION

#### PIN NAMES

 $\begin{array}{lll} I_X & & \text{External Crystal Input} \\ S_p & & \text{Source Connection-to-p-channel transistor} \\ S_N & & \text{Source Connection-to-n-channel transistor} \\ 0_X & & \text{External Crystal Output} \\ 0_{20} & & \text{Data Output} \\ \hline 0_{20} & & \text{Complimentary Data Output} \\ \end{array}$ 









NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package,

### 7

# 4046B MICROPOWER PHASE-LOCKED LOOP

The Voltage-Controlled Öscillator requires one external capacitor  $(C_1)$  and one external resistor  $(R_1)$  fo determine operational frequency range. A second external resistor  $(R_2)$  may be used to allow frequency offset. External resistor  $R_3$  and external capacitor  $C_2$  combined serve as a low pass filter to the Voltage-Controlled Oscillator Input  $(I_{VCO})$ . Output  $O_D$  is provided to avoid loading the low pass filter. External resistor  $R_4$  is required if this output is utilized.  $O_D$  must be left open when not utilized. The output from the Voltage-Controlled Oscillator  $(O_{VCO})$  may be connected directly or indirectly through CMOS frequency dividers (i.e., the 40188, 40208, 40228, 40248, 40298, 40408, 45188, 45208, 401608, 401618, 401628, 401638, 401928 or 401938) to the Comparator Input  $(I_C)$ . With the Enable Input (E) HIGH both the Voltage-Controlled Oscillator and the Source Follower Circuit are OFF to minimize power consumption. With E LOW, both are enabled.

For direct-coupling between OVCO and IC, the voltage swing at the Voltage-Controlled Oscillator Output (OVCO) must be within standard CMOS logic levels (VOH  $\geqslant 0.7 \times \text{VDD}$  and VOL  $\leqslant 0.3 \times \text{VDD}$ ); otherwise the signal from OVCO must be capacitively coupled to the Signal Input (IS).

Phase Comparator I is an Exclusive OR circuit (IC  $^{\oplus}$  Is). IC and IS must have 50% duty cycles to maximize lock range. When the Output of Phase Comparator I (OPCI) is connected back to the Voltage-Controlled Oscillator through the low pass filter network, an averaged voltage to IVCO forces oscillation at a center frequency.

Phase Comparator II is an edge-triggered digital memory network with four flip-flop stages, associated control circuitry and a 3-state output. Phase Comparator II triggers on LOW-to-HIGH transitions at the Signal (Is) and Comparator (Ic) Inputs and is independent of duty cycle at these inputs. The Output of Phase Comparator II (OPCII) provides voltage levels and duty cycles corresponding to frequency and phase differentials between Ic and Is. When OPCII is connected to the Voltage-Controlled Oscillator Input (IVCO) through the low pass filter network, a corresponding voltage across capacitor C2 is adjusted until the Signal (Ig) and Comparator (Ic) Inputs are equal in both frequency and phase. At this point Phase Comparator II maintains a constant voltage across Capacitor C2. When this stability has been established, the Phase Pulse Output (OPII) is HIGH indicating a locked condition. Power dissipation in the low pass filter is reduced when Phase Comparator II is used.

A zener diode is provided for regulating the power supply voltage, if necessary.

- VERY LOW POWER CONSUMTPION
- HIGH VCO LINEARITY, 1% TYPICAL
- CHOICE OF 2-PHASE COMPARATORS
- ENABLE INPUT (ACTIVE LOW) FOR LOW POWER DISSIPATION IN STANDBY MODE
- ON-CHIP ZENER DIODE FOR SUPPLY REGULATION
- VCO FREQUENCY DRIFT WITH TEMPERATURE = 0.04% / °C TYPICAL AT VDD = 10 V

### PIN NAMES

IZ Zener Diode Input IS Signal Input IC Comparator Input

IVCO
E
Voltage-Controlled Oscillator Input
Enable Input (Active LOW)

Cexta, Cextb
Rexta, Rextb
OPCI
OPCI
OPCI
OPII
OPII
Phase Comparator II Output
Phase Pulse Output
OPII
OPII
OPII
OPII
Phase Pulse Output

O<sub>D</sub> Demodulator Output
O<sub>VCO</sub> Voltage-Controlled Oscillator Output

Coxti, Coxta E 12 IVCO IC IS

4046B

Rexti: Rixta Op Ovco Opii Opcii Opcii
12 11 10 4 1 13 2

VDD = Pin 16
VSS = Pin 8


CONNECTION DIAGRAM
DIP (TOP VIEW)

LOGIC SYMBOL



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### BLOCK DIAGRAM



 $\begin{array}{l} 10 \text{ k}\Omega \leqslant R_1 \leqslant 1 \text{ M}\Omega \\ 10 \text{ k}\Omega \leqslant R_2 \leqslant 1 \text{ M}\Omega \\ 10 \text{ k}\Omega \leqslant R_4 \leqslant 1 \text{ M}\Omega \\ 10 \text{ k}\Omega \leqslant R_4 \leqslant 1 \text{ M}\Omega \\ C_1 \geqslant 100 \text{ pF at V}_{DD} = 5 \text{ V} \\ C_1 \geqslant 50 \text{ pF at V}_{DD} = 10 \text{ V} \end{array}$ 

#### FAIRCHILD CMOS • 4046B

FUNCTIONAL DESCRIPTION — The 4046B, Micropower Phase-Locked Loop consists of a low power linear Voltage-Controlled Oscillator (VCO), a Source Follower circuit (SF), two Phase Comparators (PCI and PCII) and a Zener diode.

#### **VOLTAGE-CONTROLLED OSCILLATOR**

The VCO requires one external capacitor (C<sub>1</sub>) and one external resistor (R<sub>1</sub>) to determine operational frequency range. External resistor R<sub>2</sub> is used to allow for frequency offset, if required. It is recommended that R<sub>1</sub> and R<sub>2</sub> have a value between 10 k $\Omega$  and 1 M $\Omega$ . At V<sub>DD</sub> = 5 V, C<sub>1</sub> should be greater than or equal to 100 pF, and at V<sub>DD</sub> = 10 V, C<sub>1</sub> should be greater than or equal to 50 pF.

External resistor R<sub>3</sub> and external capacitor C<sub>2</sub> combined serve as a low-pass filter to the Voltage-Controlled Oscillator Input (I<sub>VCO</sub>). The user is allowed a wide range of resistor-to-capacitor ratios for R<sub>3</sub> and C<sub>2</sub> because of the high imput impedance at I<sub>VCO</sub> (approximately  $10^{12} \Omega$ ).

To avoid loading of the low-pass filter, the Demodulator Output  $(O_D)$  should be connected through external resistor  $R_4$  as shown in the Block Diagram. It is recommended that  $R_4$  have a value between 10 k $\Omega$  and 1 M $\Omega$ . If the  $\Omega$ D output is not utilized it must be left open.

The Voltage-Controlled Oscillator Output ( $O_{VCO}$ ) provides a 0.3  $V_{DD}$  to 0.7  $V_{DD}$  output voltage swing and may be connected to the Comparator Input ( $I_C$ ).  $O_{VCO}$  may, also be connected indirectly to  $I_C$  via CMOS frequency dividers (i.e., the 4018B, 4022B, 4029B, 4040B, 4518B, 4520B, 40160B, 40161B, 40162B, 40163B, 40192B, and 40193B.)

An Enable Input  $(\overline{E})$  to the VCO and SF is provided for minimum stand-by power dissipation. With the  $\overline{E}$  Input HIGH both the VCO and the SF are OFF. With E LOW, both are enabled.

#### PHASE COMPARATORS

For direct-coupling between  $O_{VCO}$  and  $I_C$ , the voltage swing at  $O_{VCO}$  must be within standard CMOS logic levels ( $V_{OH} \ge 0.7 \ V_{DD}$  and  $V_{OL} = 0.3 \ V_{DD}$ ); otherwise the signal from  $O_{VCO}$  must be capacitively coupled to the self-biasing amplifier at the  $I_S$  Input.

Phase Comparator I is an Exclusive OR circuit ( $IC^{\oplus}IS$ ). For maximum lock range, inputs to IC and IS must have 50% duty cycles. (Lock range, 2IC, is defined as that frequency range of input signals upon which the 4046B will stay locked from an initial locked condition). With no signal or noise input, Phase Comparator I provides an average output voltage equal to VDD/2 at the OPCI Output. This average output voltage is supplied to the IVCD Input through the low-pass filter, which in turn forces the VCD to oscillate at a center frequency (IC).

Capture range 2f<sub>C</sub>, is defined as that frequency range of input signals upon which the 4046B will lock from an initial unlocked condition. Capture range for PCI is directly dependent upon the characteristics of the low-pass filter network and may be as great as the lock range. Thus, PCI allows the user a phase-locked loop system which will remain in a locked condition despite high amounts of noise in the input signal.

It should be noted that with the use of PCI the system may lock onto input signals with frequencies that are near harmonics to the center frequency of the VCO. It should further be noted that the phase angle between the I<sub>C</sub> and I<sub>S</sub> Inputs will vary between 0° and 180°. At the center frequency the phase angle is 90°. Figure 2 illustrates a typical Phase Angle versus Average Output Voltage response characteristic for PCI. Figure 3 illustrates the typical waveforms for a phase-locked loop system employing PCI and locked at a center frequency.


Phase Comparator II is edge-triggered digital memory network with four flip-flop stages, associated control circuitry and a 3-state output, controlled internally. PCII triggers on LOW-to-HIGH transitions at the Signal (Is) and Comparator (Ic) Inputs and is independent of duty cycle at these inputs. If the input frequency at Is is higher than the input frequency at Ic, the p-channel output transistor at Opcil is turned "ON" continuously, pulling the output (Opcil) toward VDD. If the input frequency at Ic is higher than the input frequency at Is, the n-channel output transistor at Opcil is turned "ON" continuously, pulling the output toward VSs. If the input frequencies at Is and Ic are equal, but Is lags Ic in phase, the n-channel output transistor is turned "ON" for a period of time corresponding to the phase difference. If the input frequencies at Is and Ic are equal, but Ic lags Is in phase, the p-channel output transistor is turned "ON" for a period of time corresponding to the phase difference. Thus, over a period of time the voltage at capacitor C2 is adjusted until the Ic and Is input signals are of the same frequency and phase. Once this stability is reached, both p- and n-channel output transistors at Opcil are "OFF". Opcil becomes an open circuit holding the voltage across C2 constant.

Once this stability is attained, the Phase Pulse Output (OPII) is HIGH indicating a locked condition.

With PCII no phase difference is present between  $I_C$  and  $I_S$  over the entire VCO frequency range. Furthermore, since the 3-state Phase Comparator II Output (Opcil) is mostly in the "OFF" condition, power dissipation through the low-pass filter is minimized. It should also be noted that  $2f_C = 2f_L$  independent of the filter network in a phase-locked loop utilizing PCII. Figure 4 shows typical waveforms for a phase-locked loop system employing Phase Comparator II and locked at a center frequency.

Fig. 2 CHARACTERISTICS OF PHASE

COMPARATOR I AT THE LOW PASS FILTER OUTPUT. Fig. 3 A PLL SYSTEM USING PHASE COMPARATOR I.








Fig. 4 A PLL SYSTEM USING PHASE COMPARATOR II

Fig. 5 TYPICAL LOW-PASS FILTERS.





Characteristic	Using Phase Comparator 1	Using Phase Comparator 2
No signal on input I <sub>S</sub>	VCO in PLL system adjusts to center frequency (f <sub>0</sub> ).	VCO in PLL system adjusts to minimum frequency (f <sub>min</sub> ).
Phase angle between I <sub>S</sub> and I <sub>C</sub>	90° at center frequency (f <sub>0</sub> ), approaching 0° and 180° at ends of lock range (2f <sub>L</sub> ).	Always 0° in lock (positive rising edges).
Locks on harmonics of center frequency.	Yes	No
Signal input noise rejection.	HIGH	LOW
Lock frequency range (2fL).	The frequency range of the input signal on initially in lock. 2f <sub>L</sub> = full VCO frequency	
Capture frequency range (2f <sub>C</sub> ).	The frequency range of the input signal on out of lock.	which the loop will lock if it was initially
	Depends on low-pass filter characteristics (Figure 5) $f_C \le f_L$	$f_C = f_L$
Center frequency (f <sub>0</sub> ).	The frequency of O <sub>VCO</sub> when I <sub>VCO</sub> = 1/2 V <sub>DD</sub>	
OVCO frequency (f).  NOTE: The information presented here is meant only as a design guide.	$f \approx \frac{K \left[ \frac{I_{VCO} - 1.65}{R_1} + \frac{V_{DD} - 1.35}{R_2} \right]}{(C_1 + 32) (V_{DD} + 1.6)}  \text{MHz (a}$ where: $V_{DD} \text{ in } V; 5 \ V \leqslant V_{DD} \leqslant 15 \ V$ $I_{VCO} \text{ in } V; 1.65 \ V \leqslant I_{VCO} \leqslant (V_{DD} - 1.35 \ V)$ $R_1 \text{ and } R_2 \text{ in } M\Omega; R_1, R_2 \geqslant 0.005 \ M\Omega$ $C_1 \text{ in } pF; C_1 \geqslant 50 \ pF$ $K = 0.95 \ @ \ V_{DD} = 5 \ V$ $= 0.95 \ @ \ V_{DD} = 10 \ V$ $= 1.08 \ @ \ V_{DD} = 15 \ V$	at 25°C) Of max of the state of

						- 1	LIMIT	S	78 B					
SYMBOL	PARAMET	TER	V	DD = 5	V	V	D = 10	V	V	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		12022	
1 <sub>DD</sub>	Quiescent	V.0	3.71	215	20	L. Till		40			80	μА	MIN, 25°C	All inputs
	Power	XC			150			300			600	μA	MAX	at 0 V or VDD
	Supply	XM			5			10			20		MIN, 25°C	
	Current	AIVI			150			300	-		600	μА	MAX	

ELECTRICAL CHARACTERISTICS: Vop as shown, Voc = 0 V, TA = 25°C

						LIMI	rs					
SYMBOL	PARAMETER	\	DD =	5 V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITION
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> TLH <sup>t</sup> THL	Propagation Delay, Output Transition Time	and referen	72 72		s etacle Savissi S Lidi	48 48			38 38		ns	$C_L = 50 \text{ pF}$ $R_L = 200 \text{ k}\Omega$ Input Transition Times $\leq 20 \text{ ns}$
PHASE CO	OMPARATORS	MANUFACTURE STATE	I Table	inedi'n		18250	adding.	tall and	disable.		The new o	margaretti tenlebidi.
RIN	Input Is Resistance Ic	Later and the same	200 10 <sup>6</sup>	AL MA	eril ya Jumra	400 10 <sup>6</sup>		H sale	700 10 <sup>6</sup>		MΩ	KAT MOGNE SERVE SE BUILDING BUT IN AND
V <sub>IN</sub>	AC Coupled Input Sensitivity for Is		200			400			700		mV p-p	
	DC Coupled Input Sensitivity for IS, IC	Markette	Se	e Note	1 for \	/ <sub>IH</sub> an	d V <sub>IL</sub>	Charact	eristics		ls Make A G. 400000	NO TABUNO SOM NO MOTO ANGRES AND ME
VOLTAGE	CONTROLLED OSCILLA	TER									(Cal Land	
	Temperature-		0.12			0.04		IAT S	0.015		%/°c	No Frequency Offset, f <sub>min</sub> = 0 See Note 3
	Frequency Stability	(67 mil 20 mil 10 mil 1	0.06	ELEVANOR	thank West of Congress	0.05		a arra tan Ka arradi	0.03	SHARE		Frequency Offset, f <sub>min</sub> ≠0 See Note 4
	Linearity		1			1		1903	1		%	See Note 2
	Output Duty Cycle	tille kolsijali	50	h-B	yeo a	50	1.031	intern	50	en (itt	%	O <sub>VCO</sub> tied to
R <sub>IN</sub>	Input Resistance to IVCO		10 <sup>6</sup>			10 <sup>6</sup>			10 <sup>6</sup>	IAA IA	МΩ	M BO LEMBONS
f <sub>max</sub>	Maximum Operating Frequency		0.9		JBAT Ratif	1.7	1 (8) (1) 1 (8) (1) 2 (1) (1)	PV H.J.	2.3	HARLING M	Milz	See Note 6
SOURCE	FOLLOWER										30000	JEAT ROSON BACK!
v <sub>D</sub>	Offset Voltage at O <sub>D</sub>	язронт	1.65	0 19	egia 34	1.65	ar harr	BW 34	1.65	NEW CONTRACT	V	R <sub>4</sub> > 10 kΩ
	Linearity		0.1	MOR	ano si	0.6	TOWN THE	13,19 (5	0.8	ea.us	%	See Note 5
ZENER D	ODE	9978				MI A	Sales I			1 T L	YANK STO	ON BURNIES DE DELLE
V <sub>Z</sub>	Zener Voltage		7			7			7		V	ΙΖ = 50 μΑ
RZ	Zener Dynamic Resistance		100			100			100		Ω	I <sub>Z</sub> = 1 mA

### Notes:

- Notes: 1. Additional dc characteristics are listed in this section under 40008 Series CMOS Family Characteristics. 2.  $I_{VCO} = 2.5 \text{ V} \pm 0.3 \text{ V}$ ,  $R_1 \ge 10 \text{ k}\Omega$  for  $V_{DD} = 5 \text{ V}$ .  $I_{VCO} = 5 \text{ V} \pm 2.5 \text{ V}$ ,  $R_1 \ge 400 \text{ k}\Omega$  for  $V_{DD} = 10 \text{ V}$ .  $I_{VCO} = 7.5 \text{ V} \pm 5 \text{ V}$ ,  $R_1 \ge 1 \text{ M}\Omega$  for  $V_{DD} = 15 \text{ V}$ . 3.  $R_2 = \%$ , %  $^{\circ}$   $^{\circ}$

# **4047B**MONOSTABLE/ASTABLE MULTIVIBRATOR

**DESCRIPTION** — The 4047B is a Monostable/Astable Multivibrator capable of operating in either the monostable or astable mode. Operation in either mode requires an external capacitor  $(C_X)$  between pins 1 and 3  $(C_{\text{EXT}}, R_{\text{EXT}}/C_{\text{EXT}})$  and an external resistor  $(R_X)$  between pins 2 and 3  $(R_{\text{EXT}}, R_{\text{EXT}}/C_{\text{EXT}})$ . These external timing components  $(R_X, C_X)$  determine the output pulse width in the monostable mode and the output frequency in the astable mode. The 4047B also has active HIGH and active LOW astable mode Enable Inputs  $(E_A, E_A)$ , active HIGH and active LOW Trigger Inputs  $(F_0, \overline{T}_1)$  for operation in the monostable mode, a Retrigger Input  $(R_T)$ , an Oscillator Output (O, active HIGH and active LOW flip-flop Outputs  $(O, \overline{Q})$  and an overriding asynchronous Master Reset Input (MR).

ASTABLE OPERATION. A stable operation is obtained by either a HIGH on the  $E_{A0}$  input or a LOW on the  $\overline{E}_{A1}$  input. The frequency of the 50% duty cycle output at the Q and  $\overline{Q}$  outputs is determined by the external timing components  $(R_\chi, C_\chi)$ . A frequency twice that of the Q and  $\overline{Q}$  outputs is available at the Oscillator Output (O). However, a 50% duty cycle is not guaranteed. The 4047B can be used as a gated oscillator by controlling the  $E_{A0}$  and  $\overline{E}_{A1}$  inputs.

MONOSTABLE OPERATION. Monostable operation is obtained by connecting the  $\mathsf{E}_{A0}$  input LOW and the  $\overline{\mathsf{E}}_{A1}$  input HIGH. The device can be triggered by either a LOW-to-HIGH transition at the  $\mathsf{T}_0$  input while the  $\mathsf{T}_1$  input is LOW or a HIGH-to-LOW transition at the  $\overline{\mathsf{T}}_1$  input while the  $\mathsf{T}_0$  is HIGH. The output pulse width at Q and  $\overline{\mathsf{Q}}$  is determined by the external timing components  $(\mathsf{R}_x,\mathsf{C}_x)$ . The device can be retriggered by applying a simultaneous LOW-to-HIGH transition to both the Retrigger Input  $(\mathsf{IR}_T)$  and the  $\mathsf{T}_0$  input while the  $\overline{\mathsf{T}}_1$  input is LOW.

A HIGH on the Master Reset Input (MR) resets the output flip-flop (Q = LOW,  $\overline{Q}$  = HIGH independent of all other input conditions.

- MONOSTABLE OR ASTABLE OPERATION
- TRUE AND COMPLEMENTARY BUFFERED OUTPUTS
- ENABLED WITH EITHER A LOW OR A HIGH LEVEL IN THE ASTABLE MODE
- TRIGGERED ON EITHER A LOW-TO-HIGH OR A HIGH-TO-LOW TRANSITION IN THE MONOSTABLE MODE
- ASYNCHRONOUS MASTER RESET
- IN THE MONOSTABLE MODE, OUTPUT PULSE WIDTH IS INDEPENDENT OF THE TRIGGER PULSE
- RETRIGGERABLE OPTION AVAILABLE FOR PULSE WIDTH EXPANSION
- IN THE ASTABLE MODE, MAY BE UTILIZED AS EITHER A FREE RUNNING OR GATED OSCILLATOR WITH A 50% OUTPUT DUTY CYCLE

#### PIN NAMES

C<sub>ext</sub> External Capacitor Connection R<sub>ext</sub> External Resistor Connection


Rext/Cext Common External Capacitor and Resistor Connection

IRT Retrigger Input

 $\begin{array}{ll} T_0 & Trigger \ Input \ (L \to H \ Triggered) \\ \hline T_1 & Trigger \ Input \ (H \to L \ Triggered) \\ \hline E_{A0} & Enable \ Input \ (Active \ HIGH) \\ \hline E_{A1} & Enable \ Input \ (Active \ LOW) \\ \end{array}$ 

MR Master Reset
O Oscillator Output

Q,Q True and Complementary Buffered Outputs




## CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### **BLOCK DIAGRAM**



### MODE SELECTION

		INPL	ITS			TO THE RESIDENCE PROPERTY OF THE PROPERTY OF T
E <sub>A0</sub>	E <sub>A1</sub>	т <sub>0</sub>	T <sub>1</sub>	IRT	MR	FUNCTION
Н	×	es les Levels	Н	N B L DA	district Last	Astable Multivibrator (Free Running)
X	L	L	Н	L	L	Astable Multivibrator (Free Running)
л	H central	La La cons	Н	and state of	o same L	Astable Multivibrator (True Gating)
L	T	L	Н	wheeld Earlie	L	Astable Multivibrator (Complement Gating)
L	н		L	L	L	Monostable Multivibrator (Positive-Edge Triggering)
L	Н	Н	1	L	L	Monostable Multivibrator (Negative-Edge Triggering
L	н		L	1	L	Monostable Multivibrator (Retriggering)
X	X	X	X	×	Н	Reset

H = HIGH LEVEL

L = LOW LEVEL

TL = POSITIVE PULSE

T = NEGATIVE PULSE

¬ = NEGATIVE-GOING TRANSITION

X = DON'T CARE

#### OPERATION BULES

- 1. Under normal operating conditions of the 4047B, signals at the Common External Capacitor and Resistor Connection (Rpv+/Cpv+) may go above VDD or below VSS. A different input protection circuit has been utilized that is not as effective as the standard input protection circuit on all other inputs. Additional care in handling is advised.
- 2. An external resistor (R<sub>x</sub>) and an external timing capacitor (C<sub>x</sub>) are required as shown in the Block Diagram. To simply maintain oscillation there are no limits on Rx or Cx. However, in the interests of accuracy and predictability it is recommended that Cx be much greater than stray capacitance in the system and Ry be much greater than the series "ON" resistance of the 4047B. In addition, as Ry becomes very large, short-term instabilities may be introduced. Recommended component values are listed below:

 $C_x \ge 100 \, pF$ 

for astable operation

C<sub>x</sub> ≥ 1000 pF

for monostable operation

 $10 \text{ k}\Omega \leq R_x \leq 1 \text{ M}\Omega$ 

3. In the astable mode of operation, the output period at the Q output (To) is determined as follows:

 $T_0 = 4.40 \cdot R_x \cdot C_x$ , typically where:

Cy is in farads

Ry is in ohms

To is in seconds

Actual output period (To) will vary with fluctuations in temperature, power supply voltage, and individual device-to-device threshold

4. In the monostable mode of operation the output pulse width at the Q output (two) is determined as follows:

 $tw_0 = 2.48 \cdot R_X \cdot C_X$ , typically where:

C<sub>v</sub> is in farads

R<sub>x</sub> is in ohms

two is in seconds

Actual output pulse width (two) will vary with fluctuations in temperature, power supply voltage, and individual device-to-device threshold

- 5. It should be noted that in the astable mode of operation, the first positive half cycle will have a duration equal to two = 2.48 · R<sub>x</sub> · C<sub>y</sub>. Succeeding positive half cycles will have a duration of  $T_Q = 4.40 \cdot R_x \cdot C_x$ .
- 6. Under all operating conditions, Cx and Rx must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 7. VDD and ground wiring should conform to good high frequency standards so that switching transients on VDD and ground leads do not cause interaction between devices. Use of a 0.01 to 0.1 µF bypass capacitor between VDD and ground located near the 4047B is
- 8. In the retriggering mode of operation extended output pulse width at the Q or Q outputs may be obtained by applying more than one input pulse to the To and IRT inputs simultaneously.
- 9. An overriding active HIGH, Master Reset Input (MR) is provided on the 4047B device. By applying a HIGH to the Master Reset Input, any timing cycle can be terminated or any new cycle inhibited until the HIGH Master Reset signal is removed. Trigger inputs will not produce spikes in the output when Master Reset is HIGH.

### DC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0 \ V$ (Note 1)


HE TOWN							LIMIT:	S	591					
SYMBOL	PARAMETE	R	V	DD = 5	V	Vc	D = 10	O V	Vc	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
	THE REL	94	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	xc			20			40			80		MIN, 25°C	All inputs
	Power	XC		MI	150		371	300		Min	600	μΑ	MAX	at 0 V or VDD
1DD	Supply	XM			5			10			20		MIN, 25°C	
	Current	AIVI		F. DATE	150	Aking	- 120	300	- The	tilens	600	μΑ	MAX	THE RESTRICTION

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25° C (See Note 2)

						LIMIT	S					all transfer or a monthly
SYMBOL	PARAMETER	V	DD = 5	V	VI	DD = 1	0 V	V	D = 1!	5 V	UNITS	TEST CONDITIONS
	MARINE SURFINISHED AND THE SERVICE	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		E TO
t <sub>PLH</sub>	Propagation Delay, E <sub>AO</sub> OR		100	-		50	125		38	100	ns	
<sup>t</sup> PHL	E <sub>A1</sub> to 0		100			50	125		38	100	ns	
t <sub>PLH</sub>	Propagation Delay, EAO OR		160			74	185		56	148	ns	
<sup>t</sup> PHL	EA1 to Q or Q		160			74	185		56	148	ns	
<sup>t</sup> PLH	Propagation Delay, To OR		210			94	235		68	108	ns	
t <sub>PHL</sub>	T <sub>1</sub> to Q or Q		210			94	235		68	108	ns	
t <sub>PLH</sub>	Propagation Delay, T <sub>0</sub> , I <sub>RT</sub>		116			60	130		46	104	ns	C <sub>L</sub> = 50 pF,
t <sub>PHL</sub>	to Q or Q		116			60	130		46	104	ns	R <sub>L</sub> = 200 kΩ
t <sub>PLH</sub>	Propagation Delay, MR to	100	100			44	125		28	100	ns	Input Transition
t <sub>PHL</sub>	QorQ		100			44	125		28	100	ns	Times ≤ 20 ns
<sup>t</sup> TLH	Output Transition		65	135		31	75		24	45	ns	
<sup>t</sup> THL	Time		60	135		25	75		20	45	ns	
t <sub>w</sub>	Minimum Pulse Width (Any Input)	400	160		170	68		136	44		ns	
t <sub>rec</sub>	MR Recovery Time	0	-30		0	-15		0	-10		ns	
<sup>t</sup> h	Hold Time, T <sub>0</sub> to T <sub>1</sub>	64	32		32	16		26	13		ns	ALC: NO THE RESERVE OF THE PARTY OF THE PART
th	Hold Time, T <sub>1</sub> to T <sub>0</sub>	64	32		32	16		26	13		ns	

1. Additional dc characteristics are listed in this section under 4000B Series CMOS Family Characteristics,
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics,
3. It is recommended that input rise and fall times to the T<sub>0</sub>, T<sub>1</sub>, or I<sub>RT</sub> Inputs be less than 15  $\mu$ s at V<sub>DD</sub> = 5 V, 4  $\mu$ s at V<sub>DD</sub> = 10 V and 3  $\mu$ s at V<sub>DD</sub> = 15 V. Also input rise and fall times to E<sub>A0</sub> and E<sub>A1</sub> should be less than 500 ns at any V<sub>DD</sub> voltage.

### SWITCHING WAVEFORMS



### HOLD-TIMES, TO TO TO AND TO TO

Hold Times are shown as positive values, but may be specified as negative values.


### MINIMUM PULSE WIDTHS AND RECOVERY TIME FOR MR

 $\begin{array}{lll} \textbf{CONDITIONS:} & \overline{T_1} = \texttt{LOW} & \text{while} & T_0 \text{ is triggered on a LOW-to-HIGH transition.} & t_w \text{ and } t_{rec} \text{ also apply when} \\ T_0 = \texttt{HIGH} & \text{and} & \overline{T_1} & \text{is triggered on a HIGH-to-LOW} \\ \end{array}$ 

# 4049B • 4050B

# 4049B HEX INVERTING BUFFER • 4050B HEX NON-INVERTING BUFFER

DESCRIPTION — These CMOS buffers provide high current output capability suitable for driving TTL or high capacitance loads. Since input voltages in excess of the buffers' supply voltage are permitted, these buffers may also be used to convert logic levels of up to 15 V to standard TL levels. The 4049B provides six inverting buffers, the 4050B six non-inverting buffers. Their guaranteed fan out into common bipolar logic elements is shown in Table 1.



	ON VHILLS				L	IMITS					07-597011	tief like with	
SYMBOL	PARAMETER	V	DD = 5	V	VD	D = 10	V	VD	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Output	-1.85 -1.25 -0.9	-2.5			SIMA		A			mA	MIN, 25°C MAX	$V_{OUT} = 2.5 \text{ V for } V_{DD} = 5 \text{ V}$ Inputs at 0 or $V_{DD}$ per Function
ГОН	HIGH Current	-0.62 -0.5 -0.35	/-1		-1.85 -1.25 -0.9	-2.5		-5.5 -3.75 -2.7			mA	MIN, 25°C MAX	$V_{OUT}$ = 4.5 V for $V_{DD}$ = 5 V $V_{OUT}$ = 9.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 13.5 V for $V_{DD}$ = 15 V Inputs at 0 or $V_{DD}$ per Function
IOL LI	Output LOW	3.75 3 2.1	6		10 8 5.6	16		30 24 16.8	48	J	mA	MIN, 25°C MAX	V <sub>OUT</sub> = 0.4 V for V <sub>DD</sub> = 5 V V <sub>OUT</sub> = 0.5 V for V <sub>DD</sub> = 10 V V <sub>OUT</sub> = 1.5 V for V <sub>DD</sub> = 15 V Inputs at 0 or V <sub>DD</sub> per Function
	Current	3.3 2.6 1.8	5.2	e TMA						9	mA	MIN, 25° C MAX	$V_{OUT}$ = 0.4 V for $V_{DD}$ = 4.5 V Inputs at 0 V or $V_{DD}$ per Function
I <sub>DD</sub>	Quiescent Power Supply Current	a WD	77	1 30	Cride Historia Below Balana		2 60			4 120	μА	MIN, 25°C MAX	All Inputs at 0 V or V <sub>DD</sub>

flotes on the following page.

### FAIRCHILD CMOS • 4049B • 4050B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, 4049BXC and 4050BXC (Cont'd) (See Note 1)

					1	IMITS	ET HALL						
SYMBOL	PARAM-	V	D = 5	V	VD	D = 10	V	VD	D = 15	٧	UNITS	TEMP	TEST CONDITIONS
	ETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ASA LE		
la (r	Output HIGH	-1.5 -1.25 -1.0	-2.5			35 36 38 38	60 E		de la		mA mA mA	MIN 25°C MAX	V <sub>OUT</sub> = 2.5 V for V <sub>DD</sub> = 5 V Inputs at 0 or V <sub>DD</sub> per Function
ЮН	Current	-0.6 -0.5 -0.4	-1		-1.5 -1.25 -1.0	-2.5		-4.5 -3.75 -3	-7.5		mA mA mA	MIN 25°C MAX	V <sub>OUT</sub> = 4.5 V for V <sub>DD</sub> = 5 V V <sub>OUT</sub> = 9.5 V for V <sub>DD</sub> = 10 V V <sub>OUT</sub> = 13.5 V for V <sub>DD</sub> = 15 Inputs at 0 or V <sub>DD</sub> per Function
<sup>I</sup> OL	Output LOW	3.6 3.0 2.5	6		9.6 8 6.6	16	áñ Ah	28 24 19	48	[13.]	mA mA mA	MIN 25°C MAX	$V_{OUT}$ = 0.4 V for $V_{DD}$ = 5 V $V_{OUT}$ = 0.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 1.5 V for $V_{DD}$ = 15 V Inputs at 0 or $V_{DD}$ per Function
OL	Current	3.1 2.6 2.1	5.2			RE-FPV	fa.220	15017	NO.		mA mA mA	MIN 25°C MAX	V <sub>OUT</sub> = 0.4 V for V <sub>DD</sub> = 4.5 V Inputs at 0 V or V <sub>DD</sub> per Function
<sup>I</sup> DD	Quiescent Power Supply Current	54		4 30			8	TV HUS		16 120	μА	MIN,25°C MAX	All inputs at 0 V or V <sub>DD</sub>

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C, 4049B only (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	OD = 1	0 V	V	OD = 1	5 V	UNITS	TEST CONDITIONS
	PATERNO DAGE DE TO	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ansuoli	B 10/3/8
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay		65 50	130 105		30 25	65 50		29 17	52 40	ns	$C_L = 50 \text{ pF},$ $R_1 = 200 \text{ k}\Omega$
tTLH tTHL	Output Transition Time		73 33	145		40	80		30	60	ns	Input Transition Times ≤ 20 ns

NOTES:
1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


### FAIRCHILD CMOS • 4049B • 4050B


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C, 4050B only (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Halla	推进
tPLH	Propagation Delay	TART	65	130		30	65		24	52	ns	C <sub>L</sub> = 50 pF,
tPHL	Laboration of the State of the		43	95		23	45		17	36		R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition Time		73	145		90	80		30	60	ns	Input Transition
tTHL	Output Transition Time		33	65		13	25		9	20	115	Times ≤ 20 ns


Notes on preceeding page.


#### TYPICAL ELECTRICAL CHARACTERISTICS














### 8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

DESCRIPTION - The 4051B is an 8-Channel Analog Multiplexer/Demultiplexer with three Address Inputs  $(A_0-A_2)$ , an active LOW Enable Input  $(\overline{E})$ , eight Independent Inputs/Outputs  $(Y_0-Y_7)$  and a Common Input/Output (Z).

The 4051B contains eight bidirectional analog switches, each with one side connected to an Independent Input/Output  $(Y_0-Y_7)$  and the other side connected to a Common Input/Output (Z). With the Enable Input  $(\overline{E})$  LOW, one of the eight switches is selected (low impedance, ON state) by the three Address Inputs  $(A_0-A_2)$ . With the Enable Input  $(\overline{E})$  HIGH, all switches are in the high impedance OFF state, independent of the Address Inputs.

 $V_{DD}$  and  $V_{SS}$  are the two supply voltage connections for the digital control inputs  $(A_0-A_2, E)$ . Their voltage limits are the same as for all other digital CMOS. The analog inputs/outputs  $(Y_0-Y_7, Z)$  can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit,  $V_{DD}-V_{EE}$  may not exceed 15 V. For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).

- ANALOG OR DIGITAL MULTIPLEXER/DEMULTIPLEXER
- COMMON ENABLE INPUT (ACTIVE LOW)

### PIN NAMES

Y0-Y7 A0-A2

Independent Inputs/Outputs


Address Inputs


Enable Input (Active LOW) Common Input/Output

#### TRUTH TABLE

	IN	PUTS					CHAN	INE LS			
Ē	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Y <sub>0</sub> -Z	Y <sub>1</sub> -Z	Y <sub>2</sub> -Z	Y <sub>3</sub> -Z	Y <sub>4</sub> -Z	Y <sub>5</sub> -Z	Y <sub>6</sub> -Z	Y <sub>7</sub> -Z
L	L	L	L	ON	OFF						
L	L	L	Н	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF
L	L	Н	L	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF
L	L	Н	Н	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF
L	Н	L	L	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF
L	Н	L	Н	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF
L	Н	Н	L	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF
L	Н	Н	Н	OFF	ON						
н	X	X	X	OFF							

L = LOW Level H = HIGH Level





CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram as the Dual In-line Package.

### FAIRCHILD CMOS . 4051B

							LIMIT	S						
SYMBOL	PARAMET	ER	V	DD = 5	٧	V	DD = 1	0 V	V	D = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
		HII		95	900	131	55	380	Marie 1	35	210	A 16	MIN	
				100	1000		65	500		40	280	Ω	25° C	
	ON	XC		125	1100		100	600		65	340		MAX	Vis = VDD to VEE
RON	Resistance			90	850		50	340		30	190		MIN	Note 2
		XM		100	1000	35 /45	65	500		40	280	Ω	25°C	Lum Linchtstand
	DEBYS DEED			150	1150	-A7/20	110	660		70	370		MAX	in the leaf and mi
ΔRON	"Δ" ON Resis ance Between Two Channels	Any		25		g on Go	10		p. etw	5	interfect texton	Ω	25°C	Note 2
	OFF State Leakage	хс		1 33	mieda	right s	1 11 3	800	His he	A Die	10 10	es sident	Felt Milk s amban ent l	$\overline{E} = V_{DD}$ $V_{SS} = V_{DD}/2$
IZ	Current, All Channels OFF	XM		118		A 17	green Highler	80	r Inight	947. 19 167. 9	anaka Inio Is	nA	25°C	V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> V <sub>os</sub> = V <sub>EE</sub> or V <sub>DD</sub>
	Any	хс		10		deal w	1,20	100	et et a	F Stab	O DE ANT	and some	expeditation	$E = V_{SS} = V_{DD}/2$
	OFF -	XM						10						V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> V <sub>os</sub> = V <sub>EE</sub> or V <sub>DD</sub>
I <sub>DD</sub>	Quiescent Power	хс			20 150			40 300			80 600	μΑ	MIN, 25°C MAX	VSS = VEE
	Supply Dissipation	XM			5 150			10			20 600	μА	MIN, 25°C MAX	All inputs at VDD or VEE

Notes on following page.

						LIMITS						
SYMBOL	PARAMETER	V	DD - 5	V	VI	DD = 10	V	V	OD = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay,		25			10			6		ns	$C_L = 50 \text{ pF}, R_L = 200 \text{ k}\Omega$
tPHL	Input to Output		10			6			4		113	E = VSS = VEE,
PLH	Propagation Delay,		170			95			80		ns	An or Vis = VDD or VEE
TPHL	Address to Output		210			125			95		113	Note 5
tPZL	Output Enable Time		185		V 26.5	95			75	marker C	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$
tPZH	Output Enable Time		205	011 E	b profits	105	Parties and	100	85	a semilé	113	E or An = VSS = VEE
tPLZ	Output Disable Time		1250			1130		100000	1080		ns	Vis = VDD or VEE
tPHZ	Output Disable Time		1240			1120			1070		113	Note 5
1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Distortion, Sine Wave Response		0.2	enili ya Maranii Yali eni	er Sett pro-Pak to See	0.2	ali, seu asparia aus 31		0.2	e wo	%	$R_L = 10 \text{ k}\Omega$ $VSS = V_{DD}/2$ , $\overline{E} = V_{EE}$ , $V_{is} = V_{DD}/2$ (sine wave) p-p $f_{is} = 1 \text{ kHz}$
	Crosstalk Between Any Two Channels		National Control of the Control of t		Note the	1	1 2 2 2 2 2		Solver Salv T	et agi	MHz	R <sub>L</sub> = 1 k $\Omega$ $\overline{E}$ = V <sub>EE</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p at -40 dB V <sub>SS</sub> = V <sub>DD</sub> /2, 20 Log <sub>10</sub> (V <sub>os</sub> /V <sub>is</sub> ) = -40 dB
	OFF State Feedthrough					1					MHz	$R_L = 1 \text{ k}\Omega$ , $V_{SS} = V_{DD}/2$ $\overline{E} = V_{DD}$ $V_{is} = V_{DD}/2$ (sine wave) p-p $20 \text{ Log}_{10} (V_{os}/V_{is}) = -40 \text{ dB}$
fMAX	ON State Frequency Response		13			40		2520	70	HEAR	MHz	$\begin{array}{l} R_L = 1  k\Omega,  \overline{E} = V_{SS} \\ V_{is} = V_{DD}/2  (\text{sine wave}) p\text{-p} \\ V_{SS} = V_{DD}/2 \\ 20  \text{Log}_{10}  (V_{OS}/V_{OS} @ 1  \text{kHz}) \\ = -3  \text{dB} \end{array}$

#### NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   E V<sub>SS</sub> R<sub>L</sub> = 10 kΩ, any channel selected and V<sub>SS</sub> · V<sub>EE</sub> or V<sub>DD/2</sub>.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

- V<sub>IS</sub>/V<sub>OB</sub> is the voltage signal at an Input/Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   V<sub>IS</sub>/V<sub>OB</sub> is the voltage signal at an Input/Output terminal (Y<sub>I</sub>/Y<sub>C</sub>).
   V<sub>IN</sub> V<sub>DD</sub> (Square Wave), Input transition times \* 20 ns, R<sub>L</sub> 10 kΩ.
   In certain applications, the current through the external load resistor (R<sub>L</sub>) may include both V<sub>DD</sub> and signal line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1, 2, 4, 5, 12, 13, 14, or 15 the voltage drop across the bidirectional switch must not exceed 0.5 V at T<sub>A</sub> \* 25 C, or 0.3 V at T<sub>A</sub> \* 25 C. No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into terminal 3 terminal 3,

# 4052B

### DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

Both multiplexer/demultiplexers contain four bidirectional analog switches, each with one side connected to an Independent Input/Output  $(Y_0-Y_3)$  and the other side connected to a Common Input/Output (Z). With the Enable Input LOW, one of the four switches is selected (low impedance, ON state) by the two Address Inputs. With the Enable Input HIGH, all switches are in the high impedance OFF state, independent of the Address Inputs.

 $V_{DD}$  and  $V_{SS}$  are the two supply voltage connections for the digital control inputs  $(A_0, A_1, \overline{E})$ . Their voltage limits are the same as for all other digital CMOS. The analog inputs/outputs  $(Y_0-Y_3, Z)$  can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{DD}-V_{EE}$  may not exceed 15 V. For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).

- DIGITAL OR ANALOG MULTIPLEXER/DEMULTIPLEXER
- . COMMON ENABLE INPUT (ACTIVE LOW)


### PIN NAMES


Y<sub>0a</sub>-Y<sub>3a</sub> Y<sub>0b</sub>-Y<sub>3b</sub> A<sub>0</sub>, A<sub>1</sub> E Z<sub>a</sub>, Z<sub>b</sub> Independent Inputs/Outputs Independent Inputs/Outputs Address Inputs Enable Input (Active LOW) Common Input/Output

#### TRUTH TABLE

	INPU	TS		CHAN	INELS	
Ē	A <sub>1</sub>	A <sub>0</sub>	Y <sub>0</sub> -Z	Y <sub>1</sub> -Z	Y <sub>2</sub> -Z	Y <sub>3</sub> -Z
L	L	L	ON	OFF	OFF	OFF
L	L	Н	OFF	ON	OFF	OFF
L	Н	L	OFF	OFF	ON	OFF
L	Н	Н	OFF	OFF	OFF	ON
Н	X	X	OFF	OFF	OFF	OFF

L = LOW Level, H = HIGH Level, X = Don't care





### FAIRCHILD CMOS • 4052B

DC CHARACTERISTICS:	Vnn as shown.	VEE 0 \	(See Note 1)

							LIMIT	S						
SYMBOL	PARAMET	ER	V	DD = 5	V	V	OD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Tierlie I		
1 300	L 3 14 E	70		95	900		55	380		35	210		MIN	uningerit i gant
				100	1000		65	500		40	280	25 .	25°C	er tuted and
	ON	XC		125	1100		100	600		-65	340		MAX	Vis = VDD to VEE
RON	Resistance	11111	199	90	850	HE S	50	340		30	190		MIN	Note 2
	P. R. Science	XM		100	1000		65	500		40	280	52	25°C	150
	V - 2008 - J			150	1150		110	660		70	370		MAX	F PARTICO   APTIGO
ΔRON	"Δ" ON Resis		in 1	25	0807		10	627		5	BESS SAS	52	25 C	Note 2
OIN	Two Channels													
148	OFF State Leakage	хс						800			9.0		918	E = V <sub>DD</sub> , V <sub>SS</sub> = V <sub>DD</sub> /2
Iz	Current, All Channels OFF	XM						80				nA	25 °C	V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> V <sub>os</sub> = V <sub>EE</sub> or V <sub>DD</sub>
eum	Any Channel	хс						100						$\overline{E} = V_{SS} = V_{DD}/2$ $V_{is} = V_{DD} \text{ or } V_{EE}$
	OFF	XM	Let let					10						Vos = VEE or VDD
-	Quiescent	хс			20		48.5	40			80	μА	MIN, 25 C	V <sub>SS</sub> = V <sub>EE</sub>
	Power	VC.			150			300			600	μΑ	MAX	- All inputs at
IDD	Supply	XM			5			10			20	μА	MIN, 25 C	
	Dissipation	A IVI	Hele		150			300			600	μА	MAX	VDD or VEE

Notes on following page.

### FAIRCHILD CMOS . 4052B

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VEE = 0 V, TA = 25°C (See Note 3)

						LIMITS	3					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 10	V	V	DD = 15	V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	THIRD.	
tPLH tPHL	Propagation Delay, Input to Output		25 10	l a		10			6 4	100	ns	$C_L = 50 \text{ pF}, R_L = 200 \text{ k}\Omega$ $E = V_{SS} = V_{EE},$
tPLH tPHL	Propagation Delay, Address to Output		170 210			95 125	I KIT		80 95	301	ns	A <sub>n</sub> or V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> Note 5
tPZL tPZH	Output Enable Time		185 205			95 105	19 19 19 19 19 19 19 19 19 19 19 19 19 1		75 85	-1801 S	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$ $E \text{ or } A_n = V_{SS} = V_{EE}$
tPLZ tPHZ	Output Disable Time		1250 1240			1130 1120	101		1080 1070	as	ns	V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> Note 5
	Distortion, Sine Wave Response		0.2			0.2			0.2		%	$R_L = 10 \text{ k}\Omega$ $V_{SS} = V_{DD}/2$ , $\overline{E} = V_{EE}$ , $V_{is} = V_{DD}/2$ (sine wave) p-p $f_{is} = 1 \text{ kHz}$
200 C 337 C L 337 C L	Crosstalk Between Any Two Channels		62			1					MHz	$R_L = 1 \text{ k}\Omega, \overline{E} = V_{EE}$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$ at -40 dB $V_{SS} = V_{DD}/2, 20 \text{ Log}_{10}$ $(V_{OS}/V_{is}) = -40 \text{ dB}$
THE PARTY	OFF State Feedthrough		- 604 - 604			1			8 331		MHz	R <sub>L</sub> = 1 k $\Omega$ , V <sub>SS</sub> = V <sub>DD</sub> /2 $\overline{E}$ = V <sub>DD</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p 20 Log <sub>10</sub> (V <sub>os</sub> /V <sub>is</sub> ) = -40 dt
fMAX	ON State Frequency Response		13			40			70		MHz	R <sub>L</sub> = 1 k $\Omega$ , $\overline{E}$ = V <sub>SS</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p V <sub>SS</sub> = V <sub>DD</sub> /2 20 Log <sub>10</sub> (V <sub>OS</sub> /V <sub>OS</sub> @ 1 kHz = -3 dB

- NOTES:
  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
  2. E = V<sub>SS</sub>,R<sub>L</sub> = 10 kΩ, any channel selected and V<sub>SS</sub> = V<sub>EE</sub> or V<sub>DD</sub>/2.
  3. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
  4. V<sub>IS</sub>/V<sub>OS</sub> is the voltage signal at an Input/Output terminal (Y<sub>n</sub>/Z<sub>n</sub>).
  5. V<sub>IN</sub> = V<sub>DD</sub> (Square Wave), Input transition times < 20 ns</li>
  6. In certain applications, the current through the external load resistor (R<sub>L</sub>) may include both V<sub>DD</sub> and signal line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1, 2, 4, 5, 11, 12, 14, or 15 the voltage drop across the bidirectional switch must not exceed 0.5 V at T<sub>A</sub> < 25°C, or 0.3 V at T<sub>A</sub> > 25°C. No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into terminals 3 or 13. terminals 3 or 13.

**DESCRIPTION** — The 4053B is a Triple 2-Channel Analog Multiplexer/Demultiplexer with a common Enable Input ( $\bar{E}$ ). Each Multiplexer/Demultiplexer has two Independent Inputs/Outputs ( $Y_0, Y_1$ ), a Common Input/Output (Z), and a Select Input (Z). Each multiplexer/demultiplexer contains two bidirectional analog switches, each with one side connected to an Independent Input/Output ( $Y_0, Y_1$ ) and the other side connected to a Common Input/Output (Z). With the Enable Input (Z). With the Enable Input (Z) HIGH, all switches are in the high impedance OFF state, independent of the Select Inputs ( $Z_0, Z_0$ ).

 $V_{DD}$  and  $V_{SS}$  are the two supply voltage connections for the Digital Control Inputs ( $S_a \cdot S_c$ ,  $\bar{E}$ ). Their voltage limits are the same as for all other digital CMOS. The analog Inputs/Outputs ( $Y_0, Y_1, Z$ ) can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{DD} \cdot V_{EE}$  may not exceed 15 V. For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).

- . ANALOG OR DIGITAL MULTIPLEXER/DEMULTIPLEXER
- . COMMON ENABLE INPUT (ACTIVE LOW)

PIN NAMES

Y<sub>0a</sub>-Y<sub>0c</sub>, Y<sub>1a</sub>-Y<sub>1c</sub> S<sub>a</sub>-S<sub>c</sub>

Za-Zc

Independent Input/Outputs

Select Inputs

Enable Input (Active LOW)

Common Input/Outputs


### TRUTH TABLE

INP	UTS	CHAN	INELS
Ē	S	Y <sub>0</sub> -Z	Y <sub>1</sub> -Z
L	L	ON	OFF
L	Н	OFF	ON
н х		OFF	OFF

H = HIGH Level L = LOW Level

X = Don't Care

### LOGIC SYMBOL



V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8 V<sub>EE</sub> = Pin 7


### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### FUNCTIONAL LOGIC DIAGRAM



### DC CHARACTERISTICS: VDD as shown, VEF = 0 V (See Note 1)

							LIMIT	S					1	
SYMBOL	PARAMETE	R	. V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	a alte in Ma		of Lat of 18
		*		95	900		55	380		35	210	STATE TO	MIN	
		XC		100	1000		65	500		40	280	Ω	25° C	
	ON			125	1100		100	600		65	340		MAX	Vis = VDD to VEE
RON	Resistance			90	850		50	340		30	190		MIN	Note 2
	NESTA NO LOSSE CRESTA NO CONTRACTO	XM		100	1000		65	500		40	280	23	25° C	
				150	1150		110	660		70	370		MAX	
ΔR <sub>ON</sub>	"Δ" ON Resist- ance Between A Two Channels	ny		25			10	3,194	52110	5	e Hau	Ω	25° C	Note 2
	OFF State Leakage	хс						800				1		$\overline{E} = V_{DD},$ $V_{SS} = V_{DD}/2$
Iz	Current, All Channels OFF	ХМ						80		10		nA	25° C	V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> V <sub>os</sub> = V <sub>EE</sub> or V <sub>DD</sub>
	Any	хс						100						$\overline{E} = V_{SS} = V_{DD}/2$
	Channel OFF	XM						10			07H .			V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> V <sub>os</sub> = V <sub>EE</sub> or V <sub>DD</sub>
	Quiescent Power	хс			20 150			40 300		S-2012 - S	80 600	×	MIN, 25°C MAX	V <sub>SS</sub> = V <sub>EE</sub>
DD	Supply Dissipation	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	All inputs at 0 V or V <sub>DD</sub>

Notes are on the following page.

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{EE}$ = 0 V, $T_A$ = 25° C (See Note 3)

						LIMITS	5					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 10	V	V	DD = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH tPHL	Propagation Delay, Input to Output		25 10		46	10 6		•	6 4		ns	$C_L = 50 \text{ pF} R_L = 200 \text{ k}\Omega$ $\overline{E} = V_{SS} = V_{EE}$
tPLH tPHL	Propagation Delay, Select to Output		170 210			95 125			80 95		ns	S <sub>n</sub> or V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> Note 5
<sup>t</sup> PZL <sup>t</sup> PZH	Output Enable Time		185 205	g wilco		95 105	Ni esta	Sa Diva	75 85	arseri Ni sa	ns	$C_L = 50 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ $E \text{ or } S_n = V_{SS} = V_{EE}$
<sup>t</sup> PLZ <sup>t</sup> PHZ	Output Disable Time		1250 1240	N. Bris.	n Title Dawin	1130 1120		S, Balo Hi aret	1080 1070		ns	V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> Note 5
	Distortion, Sine Wave Response		0.2			0.2			0.2	awa:	%	$R_L = 10 \text{ k}\Omega$ $V_{SS} = V_{DD}/2$ , $\overline{E} = V_{EE}$ , $V_{is} = V_{DD}/2$ (sine wave)p-p $f_{is} = 1 \text{ kHz}$
	Crosstalk Between Any Two Channels					1					MHz	R <sub>L</sub> = 1 k $\Omega$ $\overline{E}$ = V <sub>EE</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p at -40 dB V <sub>SS</sub> = V <sub>DD</sub> /2, 20 Log <sub>10</sub> (V <sub>OS</sub> /V <sub>is</sub> ) = -40 dB
	OFF State Feedthrough					1					MHz	R <sub>L</sub> = 1 k $\Omega$ , V <sub>SS</sub> = V <sub>DD</sub> /2 $\overline{E}$ = V <sub>DD</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave)p-p 20 Log <sub>10</sub> (V <sub>os</sub> /V <sub>is</sub> ) = -40 dB
<sup>f</sup> MAX	ON State Frequency Response		13			40			70		MHz	R <sub>L</sub> = 1 k $\Omega$ , $\overline{E}$ = V <sub>SS</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p V <sub>SS</sub> = V <sub>DD</sub> /2 20 Log10 (V <sub>OS</sub> /V <sub>OS</sub> @ 1 kHz = -3 dB

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   E = V<sub>SS</sub>, R<sub>L</sub> = 10 kΩ, any channel selected and V<sub>SS</sub> = V<sub>EE</sub> or V<sub>DD</sub>/2.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

- V<sub>IS</sub>/V<sub>OS</sub> is the voltage signal at an Input/Output terminal (Y<sub>n</sub>/Z<sub>n</sub>).
   V<sub>IS</sub>/V<sub>OS</sub> is the voltage signal at an Input/Output terminal (Y<sub>n</sub>/Z<sub>n</sub>).
   V<sub>IN</sub> = V<sub>DD</sub> (Square Wave), Input transition times ≤ 20 ns,
   In certain applications, the current through the external load resistor (R<sub>L</sub>) may include both V<sub>DD</sub> and signal line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1, 2, 3, 5, 12, or 13 the voltage drop across the bidirectional switch must not exceed 0.5 V at T<sub>A</sub> ≤ 25°C, or 0.3 V at T<sub>A</sub> > 25°C. No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into terminals 4, 14, or 15.

### 40000

### QUAD BILATERAL SWITCHES

**DESCRIPTION** — The 4066B has four independent bilateral analog switches (transmission gates). Each switch has two Input/Output Terminals ( $Y_n$ ,  $Z_n$ ) and an active HIGH Enable Input ( $E_n$ ). A HIGH on the Enable Input establishes a low impedance bidirectional path between  $Y_n$  and  $Z_n$  (ON condition). A LOW on the Enable Input disables the switch; high impedance between  $Y_n$  and  $Z_n$  (OFF condition).


- . DIGITAL OR ANALOG SIGNAL SWITCHING
- INDIVIDUAL ENABLE INPUTS (ACTIVE HIGH)


#### PIN NAMES

E<sub>0</sub>-E<sub>3</sub>

Enable Inputs

Input/Output Terminals Input/Output Terminals





DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	VI	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
avis a se	ON	XC		190 270 330	900 1000 1090		100 120 170	450 500 520		80 80 130	250 280 300	Ω	MIN 25° C MAX	$E_n = V_{DD}$ $R_L = 10 \text{ k}\Omega \text{ to}$
RON	Resistance	×M	an	160 270 360	850 1000 1150		85 120 190	400 500 550		60 80 145	220 280 320	Ω	MIN. 25° C MAX	V <sub>DD</sub> /2 V <sub>is</sub> = V <sub>DD</sub> to V <sub>SS</sub>
780N	"A" ON Resistance Between Any Two Channels			25	ings.		10			5	18	52	25°C	$E_n = V_{DD}$ $R_L = 10 \text{ k}\Omega \text{ to } V_{DD}/2$ $V_{is} = V_{DD} \text{ or } V_{SS}$
Iz	OFF State Leakage	хс			6.0			6.0			±300 ±1000		MIN, 25°C MAX	E <sub>n</sub> = V <sub>SS</sub> V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>
	Current	ΧM									±100	nA	MIN, 25°C MAX	Vos = VSS or VDD
IDD :	Quiescent Power	xc			1 7.5			2 15			4 30	μА	MIN, 25°C MAX	All inputs at
	Supply Dissipation	XM			0.25 7.5			0.5			1 30	μА	MIN, 25°C MAX	V <sub>DD</sub> or V <sub>SS</sub>

Notes on following page.

### FAIRCHILD CMOS • 4066B

						LIMITS	5					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 10	V	V	OD = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	NAME OF	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $Y_n$ to $Z_n$ or $Z_n$ to $Y_n$		8	45 45		3 4	30 30		2 2	20 20	ns	$C_L$ = 50 pF, $R_L$ = 200 $\Omega$ to $V_S$ . Input Transition Times $\leq$ 20 ns $E_n$ = $V_{DD}$ $V_{is}$ = $V_{DD}$ (square wave)
<sup>t</sup> PZL <sup>t</sup> PZH	Output Enable Time		32 32	125 125		16 16	60 60		13 13	50 50	ns	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega \text{ to VSS or VDD}$
tPLZ tPHZ	Output Disable Time	ā ā	380 380	14		380 380	GF		400 400	1	ns	E <sub>n</sub> = V <sub>DD</sub> (square wave) Input Transition Times ≤ 20 ns V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>
	Distortion, Sine Wave Response		0.4			0.4			0.4		%	$R_L = 10 \text{ k}\Omega$ Input Frequency = 1 kHz $E_n = V_{DD}$ $V_{is} = V_{DD}/2$ (sine wave) p-p
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Crosstalk Between Any Two Switches	Au Au	000			0.9			25 05.0		MHz	$R_L = 1 \text{ k}\Omega$ $E_A = V_{DD}$ , $E_B = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) p-p $20 \text{ Log}_{10}$ $[V_{OS}(B)/V_{is}(A)] = -50 \text{ dB}$
	Crosstalk, Enable Input to Output					50					mV	Input Transition Times $\leq 20$ ns $R_L(OUT) = 1 \text{ k}\Omega$ $R_L(IN) = 50 \Omega$ $E_n = V_{DD}$ (square wave)
	OFF State Feedthrough					1.25					MHz	$R_L = 1 \text{ k}\Omega$ , $E_n = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) p-p $20 \text{ Log}_{10} (V_{os}/V_{is}) = -50 \text{ dB}$
	ON State Frequency Response					40					MHz	$R_L = 1 \text{ k}\Omega$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$ $E_n = V_{DD}, 20 \text{ Log}_{10}$ $(V_{OS}/V_{OS}@ 1 \text{ kHz}) = -3 \text{ dB}$
<sup>f</sup> MAX	Enable Input Frequency (Note 4)					10					MHz	CL = 50 pF, RL = 1 kΩ Input Transition Times $\approx$ 20 ns En = VDD (square wave) Vos = Vis/2 at DC Vis = VDD
Cis	Input Switch Capacitance					4					pF	V <sub>DD</sub> = 10 V
Cos	Output Switch Capacitance					4					pF	E <sub>n</sub> = V <sub>SS</sub> V <sub>is</sub> = Open
C <sub>ios</sub>	Feedthrough Switch Capacitance					0.2					pF	100 kHz or 1 MHz Bridge

### NOTES:

- NOTES:

  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  2.  $V_{ig}/V_{Og}$  is the voltage signal at an Input/Output Terminal  $(Y_{D}/Z_{D})$ .

  3. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  4. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.

  5. In certain applications, the current through the external load resistor (R<sub>L</sub>) may include both V<sub>DD</sub> and signal line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1, 4, 8, or 11 the voltage drop across the bidirectional switch must not exceed 0.5 V at T<sub>A</sub>  $\leq$  25°C, or 0.3 V at T<sub>A</sub>  $\geq$  25°C. No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into terminals 2, 3, 9, or 10.

# 4067B 16-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

DESCRIPTION - The 4067B is a 16-Channel Analog Multiplexer/Demultiplexer with four Address Inputs (A<sub>0</sub>-A<sub>3</sub>), 16 Independent Inputs/Outputs (Y<sub>0</sub>- $^{V}$ <sub>15</sub>), an active LOW Output Enable input ( $\overline{\text{EO}}$ ), and a Common Input/Output (Z). The 4067B contains 16 bidirectional analog switches, each with one side connected to an Independent Input/Output (Y<sub>0</sub>-Y<sub>15</sub>) and the other side connected to a Common Input/Output (Z). One of the 16 switches is selected (low impedance, ON state) by the four Address Inputs (A<sub>0</sub>-A<sub>3</sub>) when the Output Enable input (EO) is LOW. All unselected switches are in the high impedance OFF state. With the Output Enable input (EO) HIGH, all 16 switches are in the high impedance OFF state. The Analog Input/Outputs (Yo-Y15,Z) can swing between VDD and VSS. VDD-VSS may not exceed 15 V.

- ANALOG OR DIGITAL MULTIPLEXER/DEMULTIPLEXER
- 24-PIN PACKAGE
- SINGLE POWER SUPPLY

### PIN NAMES

Y0-Y15

Independent Inputs/Outputs

Output Enable Input (Active LOW)


A0-A3

Address Inputs

Common Input/Output

EO

### LOGIC SYMBOL



11 A1

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

CONNECTION DIAGRAM DIP (TOP VIEW)

Y<sub>8</sub> 23

Y<sub>15</sub> 16

EO 15

A<sub>2</sub> 14


### TRUTH TABLE

	INP	UTS			CHANNEL														
А3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Y <sub>0</sub> -Z	Y <sub>1</sub> -Z	Y <sub>2</sub> -Z	Y3-Z	Y4-Z	Y <sub>5</sub> -Z	Y <sub>6</sub> -Z	Y7-Z	Yg-Z	Yg-Z	Y <sub>10</sub> -Z	Y <sub>11</sub> -Z	Y <sub>12</sub> -Z	Y <sub>13</sub> -Z	Y <sub>14</sub> -Z	Y <sub>15</sub> -Z
L	L	L	L	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	L	L	н	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	L	Н	L	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	L	Н	н	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	Н	L	L	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	Н	L	н	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	Н	Н	L	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	Н	Н	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
Н	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF
н	L	L	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF
Н	L	Н	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF
Н	L	Н	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF
Н	Н	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF
н	н	L	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF
Н	Н	Н	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF
Н	Н	Н	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON

L = LOW Level

H = HIGH Level

EO = LOW Level



### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

	PARTITION OF						LIMIT	S						
SYMBOL	PARAMET	ER	V	DD = 5	V	VI	DD = 1	0 V	V	OD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
		66		95	900		55	380		35	210		MIN	was reflect to print
	B 18 14 55	XC		100	1000		65	500		40	280	Ω	25° C	
	ON			125	1100		100	600		65	340		MAX	Vis = VDD to VSS
RON	Resistance			90	850		50	340		30	190		MIN	Note 2
	3 0	XM		100	1000		65	500		40	280	Ω	25° C	
	10.801	R I		150	1150		110	660		70	370		MAX	
ΔR <sub>ON</sub>	"Δ" ON Resistance Between Two Channels	Any		25			10	5.0		5	1.0	Ω	25°C	Note 2
1361	OFF State Leakage	хс						800						EO = V <sub>DD</sub> V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>
Iz	Current, All Channels OFF	XM						80				nA	25° C	Vos = VSS or VDD
	Any Channel	хс						100						EO = V <sub>SS</sub> V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>
GON Garanna	OFF	XM	and the					10					195	Vos = VSS or VDD
Six 04	Quiescent	хс			20 150			40 300			80 600	μΑ	MIN, 25°C MAX	All Inputs at
IDD			100		5			10			20		MIN, 25°C	
field (18)	Supply Dissipation	XM			150			300			600	μА	MAX	0 V or V <sub>DD</sub>

Notes on following page.

### FAIRCHILD CMOS • 4067B

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 3)

						LIMITS	3	3-1-12				
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 10	V	V	DD = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ing a j	ge skill å still bekilen stil
tPLH tPHL	Propagation Delay, Input to Output	i insu	25 10	Al -u		10			6 4	1	ns	$C_L = 50 \text{ pF}, R_L = 200 \text{ k}\Omega$ $\overline{EO} = V_{SS}$
tPLH tPHL	Propagation Delay, Address to Output		170 210			95 125			80 95		ns	A <sub>n</sub> or V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub> Note 5
tPZL tPZH	Output Enable Time	30	185 205	1 69		95 105	-002		75 85	SER!	ns	$C_L = 50 \text{ pF}, R_L @ 1 \text{ k}\Omega$ $\overline{\text{EO}} \text{ or } A_n = V_{SS}$
tPLZ tPHZ	Output Disable Time	a	1250 1240	152 -7 1634		1130 1120	38		1080 1070	eor i	ns	V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub> Note 5
	Distortion, Sine Wave Response	12	0.2	67		0.2	(0) (1) (2)		0.2	GP2	%	$R_L = 10 \text{ k}\Omega$ , $\overline{EO} = V_{SS}$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$ $f_{is} = 1 \text{ kHz}$
01 01 128 10 17 128 10 17 128	Crosstalk Between Any Two Channels	Ass				1 081					MHz	$R_L = 1 \text{ k}\Omega$ , $\overline{EO} = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) p-p at -40 dB $20 \text{ Log}_{10}$ $(V_{OS}/V_{is}) = -40 \text{ dB}$
17.18 - 10. 17.18 - 10. 10.	OFF State Feedthrough		56			1			02		MHz	R <sub>L</sub> = 1 k $\Omega$ , $\overline{EO}$ = V <sub>DD</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p 20 Log <sub>10</sub> (V <sub>os</sub> /V <sub>is</sub> ) = -40 dB
fMAX	ON State Frequency Response	Au	13			40			70		MHz	$R_L = 1 k\Omega$ , $EO = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) p-p $20 Log_{10} (V_{OS}/V_{OS} @ 1 kHz)$ = -3 dB

### NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.  $\overline{EO} = V_{SS}$ ,  $R_L = 10 \, k\Omega$ , any channel selected. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.  $V_{IS}/V_{OS}$  is the voltage signal at an Input/Output terminal  $(Y_n/Z_n)$ .  $V_{IN} = V_{DD}$  (Square Wave), Input transition times  $\leq 20 \, ns$ . In certain applications, the current through the external load resistor ( $R_L$ ) may include both  $V_{DD}$  and signal line components. To avoid drawing  $V_{DD}$  current when switch current flows into terminals 2, 3, 4, 5, 6, 7, 8, 9, 16, 17, 18, 19, 20, 21, 22, or 23 the voltage drop across the bidirectional switch must not exceed 0.5 V at  $T_A \leq 25^{\circ} C$ , or 0.3 V at  $T_A > 25^{\circ} C$ . No  $V_{DD}$  current will flow through  $R_L$  if the switch current flows into terminal 1. switch current flows into terminal 1.

### 7

# 4068B


### 8-INPUT NAND GATE

DESCRIPTION — This CMOS logic element provides the positive 8-Input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.


CONNECTION DIAGRAM

#### 4068B LOGIC SYMBOL





### PIN NAMES



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TED	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
STINIBUL	PANAIVIE	IEN	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	1 EIVIP	TEST CONDITIONS
	Quiescent	хс			1	ernar s	CO SEC	2	NEW YORK	Contract of the Contract of th	4	^	MIN, 25°C	
	Power	AC			7.5			15	A and	al mod	30	μΑ	MAX	All inputs at 0 V
IDD	Supply	XM			0.25			0.5			1		MIN, 25°C	or V <sub>DD</sub>
	Current	XIVI			7.5			15			30	μΑ	MAX	1


AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)


						LIMIT	S					# 1
SYMBOL	PARAMETER	V	DD = E	5 V	Vi	OD = 1	0 V	V	DD =	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	December Delegation		82	200		40	85		29	68	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	Propagation Delay		88	200		40	85		28	68	ns	R <sub>L</sub> = 200 kΩ
t <sub>TLH</sub>	Output Transition Time		64	135		32	70		24	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		55	135		23	70	BY T	16	45	113	Times ≤ 20 ns


#### NOTE

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### TYPICAL ELECTRICAL CHARACTERISTICS








# 4069UB/74C04/54C04

### HFX INVERTER

DESCRIPTION - The 4069UB is a general purpose Hex Inverter which has standard Fairchild input and output characteristics. A single-stage design has been used since the output impedance of a single-input gate is not pattern sensitive. The 4096UB is a Direct Replacement for the 74004/54004

### LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.


### DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)


							LIMIT	S						
SYMBOL	PARAMET	TER	V	DD = 5	V	V	DD = 10	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V0	188	T. BY	1	841.		2	Photo I		4		MIN, 25°C	Surreports 2019
	Power	XC		1 12	7.5			15			30	μА	MAX	All inputs at
IDD	Supply	XM		1 45	0.25		200	0.5			1		MIN, 25°C	0 V or VDD
	Current	XIVI		3 300	7.5	UK.	( SE )	15	18 L	R	30	μА	MAX	Carlot Carlot


### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	VI	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay		32	64	17 BU	16	32		13	26	ns	C <sub>L</sub> = 50 pF,
tPHL .			32	64		16	32		13	26		R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		45	135		23	70		18	45	ns	Input Transition
THL	Output Transition Time		45	135		23	70		18	45	113	Times ≤ 20 ns


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.












# 4070B/74C86/54C86

# QUAD EXCLUSIVE-OR-GATE

DESCRIPTION — The 4070B CMOS logic element provides the Exclusive-OR function. The outputs are fully buffered for best performance. The 4070B is a direct replacement for the 74C86/54C86.



LOGIC AND CONNECTION DIAGRAM
DIP (TOP VIEW)

NOTE:

The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

						- 1	LIMITS							
SYMBOL	PARAMET	TER	V	D = 5	V	VD	D = 10	) V	VD	D = 15	V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	1,,,			1			2			4		MIN, 25°C	-All i
	Power	XC			7.5	-	Br.	15			30	μА	MAX	All inputs at 0 V
DD	Supply	V4.4			0.25		141 3	0.5			1		MIN, 25°C	01 100
	Supply Current	XM		100	7.5		Str. I	15			30	μА	MAX	


AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


2.000		No.	100			LIMIT	S	.Var		495	NEL	Line 8
SYMBOL	PARAMETER	V	DD =	5 V	V	DD = 1	0 V	V	DD = 1	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		3-46 3
tPLH	Propagation Delay,		85	170		45	90		27	72	ns	C <sub>L</sub> = 50 pF,
t <sub>PHL</sub>	A or B to X		85	170		45	90	uer	27	72	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition	Lan o	50	100		23	50	19	17	35	ns	Input Transition
tTHL	Time		50	100		23	50		17	35	ns	Times ≤ 20 ns


#### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.










# 4071B

### QUAD 2-INPUT OR GATE

DESCRIPTION - The 4071B is a positive logic Quad 2-Input OR Gate. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

						1	LIMITS							
SYMBOL	PARAMET	TER	VC	D = 5	V	VD	D = 10	) V	VD	D = 15	V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	VC			1			2			4		MIN, 25°C	All inputs at 0 V
	Power	XC			7.5	1		15			30	μA	MAX	or V <sub>DD</sub>
DD	Supply	XM			0.25			0.5			1		MIN, 25°C	
	Supply Current	AIVI			7.5			15			30	μΑ	MAX	


AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD =	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay		43	85		22	40		17	32	ns	C <sub>L</sub> = 50 pF,
t <sub>PHL</sub>			52	100		23	40		15	32	ns	R <sub>L</sub> = 200 kΩ
t <sub>TLH</sub>	Output Transition Time		45	135		24	70		18	45	ns	Input Transition
<sup>t</sup> THL			54	135		21	70	0-6	15	45	ns	Times ≤ 20 ns

#### NOTES:

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### POWER DISSIPATION **VERSUS FREQUENCY** VDD VDD = 10 V VDD = 5 V N 10-1 VDD VDD CL = 15 pF CL = 50 pF 103 105 106 102 104 INPUT FREQUENCY - Hz






# **4072B**DUAL 4-INPUT OR GATE

**DESCRIPTION** — This CMOS logic element provides the positive Dual 4-Input OR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

## LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

			Im 800				LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	O V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
"salkness	and Street	EQ/A	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	nell'anni	remove one	Charles and a series
	Quiescent	VO			1			2.			4		MIN, 25°C	
1	Power	xc			7.5			15	9		30	μΑ	MAX	All inputs at
IDD	Supply	XM			0.25	esto	2,51,231	0.5	wite	439.3	1		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	XIVI	nove		7.5	150	Faltuit	15	0300		30	μΑ	MAX	

### AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Mary C	
tPLH	Propagation Delay		65	201	age Le	30	04 S		20	00%	ns	CL = 50 pF,
tPHL	Tropagation Bolay		65			30		13.50	20	1 100	0.21	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		70	1002	Section 1	35			30	1 5 3 10	V-scient	Input Transition
<sup>†</sup> THL	Output Transition Time		70			35	er 8		30	We i	ns	Times ≤ 20 ns


#### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# 4073B TRIPLE 3-INPUT AND GATE

DESCRIPTION - This CMOS logic element provides the positive Triple 3-Input AND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

### LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAMET	TER	V	DD = 5	V	V	DD = 10	O V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Pi		
	Quiescent	V.0	11876		1			2			4		MIN, 25°C	premius I
in this	Power	XC	W. Lill		7.5			15			30	μА	MAX	All inputs at
IDD	Supply	V.1.1	MW.		0.25			0.5			1		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	XM			7.5			15			30	μА	MAX	1997.00

AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


SYMBOL	PARAMETER	LIMITS										
		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH tPHL	Propagation Delay		40 44	110 110		19 26	55 55		14 21	44	ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$ Input Transition
tTLH	Output Transition Time		70	135		35	75		25	45	ns	
THL			70	135		35	75		25	45		Times ≤ 20 ns

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# 4075B TRIPLE 3-INPUT OR GATE

DESCRIPTION - This CMOS logic element provides the positive Triple 3-Input OR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

### LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	O V	V	OD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	TYY I	mari -	
IDD	Quiescent	VO	4806		1			2			4		MIN, 25°C	in the same of
	Power	XC			7.5			15			30	μА	MAX	All inputs at
	Supply	XM	MIN		0.25			0.5			1		MIN, 25°C	0 V or VDD
	Current	AIVI	W I		7.5		The same	15			30	μА	MAX	District Commen

### AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
	RAMI AVE	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay		59	130		34	65		28	50		CL = 50 pF,
tPHL .			62	130		30	65		24	50	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		70	135		35	75		25	35	ne	Input Transition
tTHL			70	135		35	75		25	35	ns	Times ≤ 20 ns

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

Information on the Data Inputs (D<sub>0</sub>-D<sub>3</sub>) is stored in the four flip-flops on the LOW-to-HIGH transition of the Clock Input (CP) if both Data Enable Inputs ( $\overline{\text{ED}_0}$ -ED<sub>1</sub>) are LOW. A HIGH on either Data Enable Input ( $\overline{\text{ED}_0}$ -ED<sub>1</sub>) prevents the flip-flops from changing on the LOW-to-HIGH transition of the Clock Input (CP), independent of the information on the Data Inputs (D<sub>0</sub>-D<sub>3</sub>).

When both Output Enable inputs  $(\overline{EO_0},\overline{EO_1})$  are LOW, the contents of the four flip-flops are available at the outputs  $(Q_0-Q_3)$ . A HIGH on either Output Enable input  $(\overline{EO_0},\overline{EO_1})$  forces the outputs  $(Q_0-Q_3)$  into the high impedance OFF state.

A HIGH on the overriding asynchronous Master Reset Input (MR) resets all four flip-flops, indepedent of all other input conditions.

The 4076B is a direct replacement for the 54C173/74C173.

Data Outputs

- FULLY INDEPENDENT CLOCK
- 3-STATE OUTPUTS
- . CLOCK IS L → H EDGE-TRIGGERED
- ACTIVE LOW DATA ENABLE INPUTS
- . ACTIVE LOW OUTPUT ENABLE INPUTS
- ASYNCHRONOUS MASTER RESET

### PIN NAMES

D<sub>0</sub>-D<sub>3</sub> ED<sub>0</sub>-ED<sub>1</sub> EO<sub>0</sub>, ED<sub>1</sub> CP MR Q<sub>0</sub>-Q<sub>3</sub> Data Inputs
Data Enable Inputs (Active LOW)
Output Enable Inputs (Active LOW)
Clock Input (L → H Edge-Triggered)
Master Reset Input

### TRUTH TABLE

	INPUTS		OUTPUTS
ED <sub>0</sub>	ED <sub>1</sub>	Dn	Q <sub>n+1</sub>
Н	×	×	Qn
X	Н	X	Qn
L	L	L	L
L	L	Н	Н

### CONDITIONS:

 $MR = \overline{EO_0} = \overline{EO_1} = LOW$ 


L = LOW Level

H = HIGH Level

X = Don't Care


Q<sub>n+1</sub> = State After Positive Clock Transition

### LOGIC SYMBOL



V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8


### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

OUAD D FLIP FLOP WITH 3-STATE OUTPUTS



							LIMIT	S		350				
SYMBOL	PARAMETE	R	V	DD = 5	V	V	D = 1	0 V	Vc	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
	THE PERSON		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	era.		- 1 To 1
lozh	Output OFF Current High	хс									1.6 12	μΑ	MIN, 25°C MAX	Output returned to $V_{DD}$ . $\overline{EO}_1 = \overline{EO}_0 =$
6.00		хм		-10-		349					0.4	WE-	MIN, 25°C MAX	V <sub>DD</sub>
lozL	Output OFF Current LOW	хс									-1.6 -12	μΑ	MIN, 25°C MAX	Output returned to
		XM									-0.4 -12		MIN, 25°C MAX	$V_{SS}$ . $\overline{EO}_1 = \overline{EO}_0 = V_{DD}$
DD	Quiescent Power	хс			20 150			40 300			80 600	μΑ	MIN, 25°C MAX	All inputs at 0 V or
	Supply Current	XM	izal-tu Tuzki	ia ua	5 150	etl		10 300			10 600	μΑ	MIN, 25°C MAX	V <sub>DD</sub>

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:	Von as shown	Vcc = 0 V TA =	25°C (See Note 2)

				1112		LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay,		70			35		1	25	1	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	CP to On		70			35			25		ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PHL	Propagation Delay MR to On	les en	80			40			25		ns	Input Transition Times ≤ 20 ns
<sup>t</sup> PZH	Output Enable		95			50		N.	35		ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PZL	Time	1	95			50		The same	35		ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub>
<sup>t</sup> PHZ	Output Disable		95		W. B.	50			35	6	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
t <sub>PLZ</sub>	Time		95			50			35		ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$
<sup>t</sup> TLH	Output Transition		65			70			15	1	ns	
<sup>t</sup> THL	Time Man and Alba and the		65			70			15		ns	
twCP(L)	Minimum Clock Pulse Width		25			10			8		ns	A.7
t <sub>w</sub> MR(H)	Minimum MR Pulse Width		35			20			15	101	ns	
trec	MR Recovery Time		6			5		1	2		ns	
ts	Set-Up Time, D <sub>n</sub> to CP		1			1		5-3	0		ns	10.12
th	Hold-Time, D <sub>n</sub> to CP		10			2	MA CO	act	2	W bed	ns	Lore Control
t <sub>s</sub>	Set-Up Time, ED <sub>n</sub> to CP Hold-Time, ED <sub>n</sub> to CP		50 2	100	G4 45	20	THO AR	en Gul	15 1	\$2.4m	ns ns	REVOCER RIA
fMAX	Maximum Clock Frequency (Note 3)		9			16			19		MHz	

- NOTES:

  1. Propagation DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


  2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.


  4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at V<sub>DD</sub> = 5 V, 4  $\mu$ s at V<sub>DD</sub> = 20 V, and 3  $\mu$ s at V<sub>DD</sub> = 15 V.

### FAIRCHILD CMOS • 4076B/74C173/54C173


### SWITCHING WAVEFORMS




OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



**OUTPUT ENABLE TIME** (tPZL) AND OUTPUT DISABLE TIME (tPLZ)



MINIMUM PULSE WIDTHS FOR CP AND MR, MR RECOVERY TIME, AND SET-UP AND HOLD-TIMES,  $\mathsf{D}_{\mathsf{N}}$  TO CP




SET-UP AND HOLD-TIMES EDN TO CP

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# **4077B**QUAD EXCLUSIVE-NOR GATE

**DESCRIPTION** — The 4077B CMOS logic element provides the Exclusive-NOR function. The outputs are fully buffered for best performance. The 4077B may be used interchangeably for the 4811.

### LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

						- 1	LIMITS					ted military	f-graff	
SYMBOL	PARAMET	TER	VC	D = 5	V	VD	D = 10	V	VD	D = 15	V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
'DD	Quiescent	\ \v_0			1			2			4		MIN, 25°C	All inputs at 0 V
	Power	XC			7.5		14	15			30	μА	MAX	or V <sub>DD</sub>
	Supply	V44.4			0.25			0.5			1		MIN, 25°C	S. 340.75
	Current	XM		- 11	7.5	Frid Co		15			30	μА	MAX	a contract


AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	δV	V	DD =	10V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		55	110	- (8	27	55	1	17	44	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	A or B to X		65	130		27	55		20	44	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition		53	100		20	50		15	35	ns	Input Transition
<sup>t</sup> THL	Time		53	100	-	20	50	T.	15	35	ns	Times ≤ 20 ns


### NOTES

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### TYPICAL ELECTRICAL CHARACTERISTICS








### 8-INPUT NOR GATE

DESCRIPTION - This CMOS logic element provides the positive 8-Input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

### 4078B LOGIC SYMBOL



VDD = Pin 14 Vss = Pin 7 NC = Pins 1, 6, 8

PIN NAMES

NOR Gate Inputs 10-17 Output (Active LOW)

### CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### DC CHARACTERISTICS: Vpp as shown, Vcc = 0 V (See Note 1)


			L RE			1	LIMITS		011					X 01 14 15 12 12 12 12 12 12 12 12 12 12 12 12 12
SYMBOL	PARAMET	ER	V	D = 5	٧	VD	D = 10	V	VD	D = 15	V	UNITS	TEMP	TEST CONDITIONS
20			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
I <sub>DD</sub> Power Supply	Quiescent	1			1			2			4		MIN, 25°C	AU:
	Power	XC		- Prints	7.5	To a last	Chirte	15	1000	elisi ilo	30	μА	MAX	All inputs at 0 V
	Supply	XM			0.25			0.5			1		MIN, 25°C	OI ADD
	Current	VIVI			7.5			15			30	μА	MAX	


### AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


						LIMIT	S					THE REPORT OF
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD =	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay		108	200		46	85		34	68	ns	CL = 50 pF,
<sup>t</sup> PHL			129	200		50	85		35	68	ns	R <sub>L</sub> = 200 kΩ
t <sub>TLH</sub>	Output Transition		76	135		39	70		30	45	ns	Input Transition
t <sub>THL</sub>	Time		80	135		32	70		24	45	ns	Times ≤ 20 ns

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### TYPICAL ELECTRICAL CHARACTERISTICS








# QUAD 2-INPUT AND GATE

DESCRIPTION - The 4081B is a positive logic Quad 2-Input AND Gate. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

### LOGIC AND CONNECTION DIAGRAM DIP ( TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: V - as shown V - - - 0 V/See Note 1


							LIMITS					-		
SYMBOL	PARAMET	TER	V	D = 5	V	VD	D = 10	V	VD	D = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
IDD	Quiescent	V0			1			2			4		MIN, 25°C	All inputs at 0V
	Power	XC			7.5	No.		15			30	μА	MAX	or V <sub>DD</sub>
	Supply	XM			0.25			0.5			1		MIN, 25°C	
	Current	AIVI			7.5	261	1	15			30	μА	MAX	


AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	VI	OD = 1	0 V	V	DD =	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay		55	95	100	23	50		17	40	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL			60	95	Fa	25	50		19	40	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition	- 172	70	135	7	30	70		23	45	ns	Input Transiton
<sup>t</sup> THL	Time	on a	57	135	20 7	23	70	G TES	16	45	ns	Times ≤ 20 ns

1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### TYPICAL ELECTRICAL CHARACTERISTICS








# 4082B DUAL 4-INPUT AND GATE

DESCRIPTION — This CMOS logic element provides the positive Dual 4-Input AND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

### LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

	10 TO		. Most				LIMIT	S						tono
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 10	V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
		199	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			days) 1 8
	Quiescent	V0			1			2	E.		4		MIN, 25°C	
	Power	XC			7.5			15			30	μΑ	MAX	All inputs at
	Supply	XM			0.25			0.5	100	TAT	1		MIN, 25°C	0 V or VDD
	Current	XIVI			7.5		PT HAL	15			30	μА	MAX	


### AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (See Note 2)

	HOME OF BEING					LIMIT	S				WHO !	ENGREEDYS - ALER
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
-1000	en l'avoir les little at	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	state the	ST section 18
t <sub>PLH</sub>	Propagation Delay		45			25			20			C <sub>L</sub> = 50 pF,
tPHL.	Propagation Delay		45			25			20		ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time	Marco de la	45	1600	naž sid	20	la con	6	15	digit has	ns	Input Transition
tTHL	Output Transition Time	one and	45	In ten	-tamb	20	15 to 17 to	Interior	15	MiT III	115	Times ≤ 20 ns

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATE

DESCRIPTION — The 4085B is a Dual 2-Wide 2-Input AND-OR-Invert (AOI) Gate, each with an additional input (I<sub>4A</sub> or I<sub>4B</sub>) which can be used as either an Expander Input or an Inhibit Input by connecting it to any standard CMOS output. A HIGH on this Input (I<sub>4</sub>) forces the Output  $(\overline{F})$  LOW independent of the other four inputs  $(I_0-I_3)$ . The Outputs  $(\overline{F_A})$  and  $\overline{F_B}$  are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




						- 1	IMITS							
SYMBOL	PARAMET	TER	V	D = 5	0 V	VD	D = 10	V	VD	D = 15	V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		S Valence of	
	Quiescent	V.0			1			2			4		MIN, 25°C	All inputs at 0 V
38000	Power	XC		というと	7.5	De la	OF S	15	04 5	G.V.	30	μА	MAX	or V <sub>DD</sub>
DD	Supply	VAA			0.25		T VASTA	0.5		SE HIS	1		MIN, 25°C	55
	Current	XM			7.5	12-3		15			30	μА	MAX	


### AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)


	<b>以</b> 更是语言,是美国					LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	VI	OD = 1	0 V	V	DD = '	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	GOV 120	
<sup>t</sup> PLH	Propagation Delay,		56	115		25	55		17	44	ns	C <sub>L</sub> = 50 pF,
t <sub>PHL</sub>	Any I to F	and I	74	135		30	65		20	52	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition	The state of	45	100	may y	22	50		15	35	ns	Input Transition
t <sub>THL</sub>	Time		45	100		22	50		15	35	ns	Times ≤ 20 ns

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### TYPICAL ELECTRICAL CHARACTERISTICS







### 4-WIDE 2-INPUT AND-OR-INVERT GATE

**DESCRIPTION** — The 4086B is a 4-Wide 2-Input AND-OR-Invert (AOI) Gate with two additional inputs ( $I_8$  and  $\overline{I}_9$ ) which can be used as either expander inputs or inhibit inputs by connecting them to any standard CMOS output. A HIGH on  $I_8$  or a LOW on  $\overline{I}_9$  forces the Output (F) LOW independent of the other eight inputs (I<sub>0</sub>-I<sub>7</sub>). The Output (F) is fully buffered for highest noise immunity and pattern insensitivity of output impedance.


### PIN NAMES

10-18

Gate Inputs

Gate Input (Active LOW) Output (Active LOW)

### LOGIC DIAGRAM



A HIGH on Ig or a LOW on Ig forces the output (F) LOW.

### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)


							LIMITS				- 95			
SYMBOL	PARAMET	ER	VC	D = 5	V	VD	D = 10	V	VD	D = 15	V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			1	to the	JOR	2	2 12/19	2 - 18	4		MIN, 25°C	All inputs at 0 V
	Power	XC			7.5			15			30	μА	MAX	or V <sub>DD</sub>
DD	Supply	XM			0.25			0.5			1		MIN, 25°C	DU
	Current	AIVI			7.5			15			30	μА	MAX	


### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25$ °C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD =	15 V	UNITS	TEST CONDITIONS
STWIBOL	FANAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>PLH</sub>	Propagation Delay,		100	180		40	80		25	64	ns	
<sup>t</sup> PHL	In through In to F		100	180		40	80		25	64	ns	C <sub>L</sub> = 50 pF,
t <sub>PLH</sub>	Propagation Delay,		65	100		35	50		20	40	ns	R <sub>L</sub> = 200 kΩ
t <sub>PHL</sub>	Īg to F		65	100		35	50		20	40	ns	Input Transition
<sup>t</sup> TLH	Output Transition		55	100		25	50		18	35	ns	Times ≤ 20 ns
<sup>t</sup> THL	Time		55	100		25	50		18	35	ns	


- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### TYPICAL ELECTRICAL CHARACTERISTICS










# 4093B QUAD 2-INPUT NAND SCHMITT TRIGGER

**GENERAL DESCRIPTION** — The 4093B is a Quad 2-Input NAND Schmitt Trigger offering positive and negative threshold voltages,  $V_{T^+}$  and  $V_{T^-}$  which show very low variation with temperature (typically 0.0005 V/°C at  $V_{DD}=10$  V) and typical hysteresis,  $V_{T^+}$  to  $V_{T^-} \ge 0.33$   $V_{DD}$ . Outputs are fully buffered for highest noise immunity.

### LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (Note 1)

							LIMIT	S						
SYMBOL	PARAMETER	7	V	DD = 5	V	V	D = 10	O V	V	D = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	3350		
V <sub>T+</sub>	Positive-Going Threshold Voltage			3.6		- 0	6.8			10		V	ALL	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>
v <sub>T-</sub>	Negative-Going Threshold Voltage	DE ST	DASI	1.4	u - j		3.2			5		V	ALL	V <sub>IN</sub> = V <sub>DD</sub> to V <sub>SS</sub>
$V_{T+}$ to $V_{T-}$	Hysteresis			2.2			3.6			5		V	ALL	Guaranteed Hysteresis = V <sub>T+</sub> Minus V <sub>T-</sub>
	Quiescent	xc		125	1			2	5-2	6.50	4	110	MIN, 25°C	
	Power	AC.			7.5			15			30	μΑ	MAX	All Inputs
<sup>I</sup> DD	Supply	V. 1. 4			0.25			0.5			1		MIN, 25°C	at OV or
	Current	XM			7.5			15			30	μΑ	MAX	V <sub>DD</sub> .

NOTES

<sup>1.</sup> Additional dc characteristics are listed in this section under Fairchild 4000B series CMOS family characteristics.

### 7

# 4104B

# QUAD LOW VOLTAGE TO HIGH VOLTAGE TRANSLATER WITH 3-STATE OUTPUTS

**DESCRIPTION** – The 4104B Quad Low Voltage to High Voltage Translator with 3-State Outputs provides the capability of interfacing low voltage circuits to high voltage circuits, such as low voltage CMOS and TTL to high voltage CMOS. It has four Data Inputs ( $1_0$ - $1_2$ ), an active HIGH Output Enable input (EO), four Data Outputs ( $2_0$ - $2_3$ ) and their Complements ( $2_0$ - $2_3$ ). With the Output Enable input HIGH, the Outputs ( $2_0$ - $2_3$ ,  $2_0$ - $2_3$ ) are in the low impedance "ON" state, either HIGH or LOW as determined by the Data Inputs; with the Output Enable input LOW, the Outputs are in the high impedance "OFF" state. The voltage level on the Output Enable input may swing between  $V_{DDI}$  and  $V_{SS}$ .

The device uses a common negative supply ( $V_{SS}$ ) and separate positive supplies for inputs ( $V_{DDI}$ ) and outputs ( $V_{DDO}$ ).  $V_{DDI}$  must always be less than or equal to  $V_{DDO}$ , even during power turn-on and turn-off. For the allowable operating range of  $V_{DDI}$  and  $V_{DDO}$  see Figure 1. Each input protection circuit is terminated between  $V_{DDO}$  and  $V_{SS}$ . This allows the input signals to be driven from any potential between  $V_{DDO}$  and  $V_{SS}$ , without regard to current limiting. When driving from potentials greater than  $V_{DDO}$  or less than  $V_{SS}$ , the current at each input must be limited to 10 mA.


When used in a bus organized system, all 4104B devices on the same bus line should be connected to the same  $V_{DDO}$  and  $V_{SS}$  supplies. Otherwise, parasitic diodes from the output to  $V_{DDO}$  and  $V_{SS}$  can become forward biased, even while the device is in the OFF state, causing catastrophic failure if the current is not limited to 10 mA.

- 3-STATE FULLY BUFFERED OUTPUTS
- . OUTPUT ENABLE INPUT (ACTIVE HIGH)
- . DUAL POWER SUPPLY

 $\begin{array}{lll} \textbf{PIN NAMES} & \textbf{FUNCTION} \\ \textbf{I}_0\textbf{-I}_3 & \textbf{Data Inputs} \\ \textbf{EO} & \textbf{Output Enable Input} \\ \textbf{Z}_0\textbf{-Z}_3 & \textbf{Data Outputs} \\ \textbf{Z}_0\textbf{-Z}_3 & \textbf{Complimentary Data Outputs} \end{array}$ 

# 

Dual In-line Package.



### FAIRCHILD CMOS • 4104B

							LIMIT	S						
SYMBOL	PARAMET	TER	VD	DO/I =	5 V	VDE	00/1 =	10 V	VDD	0/1 =	15 V	UNITS	TEMP	TEST CONDITION
		101	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	116	2117	
VIH	Input HIGH V	oltage	3.5	UO	Note 1	7	3-8	Note 1	11		Note 1	V	All	Guaranteed Input HIGH Voltage
VIL	Input LOW Vo	oltage	Note 2		1.5	Note 2		3	Note 2		4	V	All	Guaranteed Input LOW Voltage
VOH	Output HIGH Voltage		4.95 4.95			9.95 9.95			14.95 14.95			V	MIN, 25°C MAX	I <sub>OH</sub> <1 μA Note 3
	Voltage		4.5			9.0			13.5				All	I <sub>OL</sub> < 1 μA Note 4
VOL	Output LOW				0.05 0.05			0.05 0.05			0.05 0.05	V	MIN, 25°C MAX	I <sub>OL</sub> <1 μA Note 3
OL.	Voltage				0.5			1.0			1.5		AII	IOH < 1 µA Note 4
		xc						The same	lace tile		0.3	μА	MIN, 25°C	Lead Under Test at
l	Input Current	7.0		3057	es page	in Dire	Male	2 0041	tu-rigid	Dr mi	1.0	Miles and	MAX	the second contract of the con
IIN	Input Current	VAA		30.00	1 1461	3.73	FT 1910	18 78 19	1945		0.1	1901	MIN, 25°C	Other Inputs
		*XM		4/01	10 HO	4 1020	E 515		To the second	1001	1.0	μА	MAX	Simultaneously at

				WC.	10 HO	11 1949	9-515			1.0	μА	MAX	0 V or VDDO
ГОН	Output HIGH	6	-1.5 -1.0	Jaai	10000			n tusni		ments of	mA	MIN, 25°C MAX	V <sub>OUT</sub> = 2.5 V for V <sub>DDO</sub> = 5 V Note 3
·OH	Current		-0.7 -0.4	and i		-1.4 -0.8		nganado Neis gj	-2.2 -1.4	TENE DISE		MIN, 25°C MAX	VOUT = VDDO -0.5 V Note 3
loL	Output LOW Current		1.0 0.8 0.4	yes of state of the state of th	Senson Senson Senson Senson Senson Senson	2.6 2.0 1.2		relik ink Urr ge te sid di Krass sik apa sili pirihas	3.6 3.6 2.0	ARS DEFE	mA	MIN, 25°C MAX	V <sub>OUT</sub> = 0.4 V for V <sub>DDO</sub> = 5 V V <sub>OUT</sub> = 0.5 V for V <sub>DDO</sub> = 10 V V <sub>OUT</sub> = 0.5 V for V <sub>DDO</sub> = 15 V Note 3
		хс								1.6	μА	MIN, 25°C	
IOZH	Output OFF									12	, mrs	MAX	Output Returned to
.021	Current HIGH	XM								0.4	μА	MIN, 25°C	VDDO, EO = VSS
		AIVI								12	μА	MAX	
		хс				- 13		70.00		-1.6	μА	MIN, 25°C	MIN STMES
1200	Output OFF	XC								-12	μд	MAX *	Output Returned to
IOZL	Current LOW	XM								-0.4	_	MIN, 25°C	VSS, EO = VSS
	Allensite	Aivi								-12	μА	MAX	
	Quiescent	хс			20			40		80	μА	MIN, 25 C	
las	Power	10			150			300		600	μА	MAX	All Inputs at 0 V or
IDD	D Supply	XM			5		4 5	10		20		MIN, 25°C	V <sub>DDI</sub> = V <sub>DDO</sub>

### NOTES:

Current

150

DC CHARACTERISTICS: V<sub>DDO</sub> = V<sub>DDI</sub> as shown, V<sub>SS</sub> = 0 V

V<sub>IH</sub> must be less than or equal to V<sub>DDO</sub>. If V<sub>IH</sub> is greater than V<sub>DDO</sub>, current at each input must be limited to 10 mA.
 V<sub>IL</sub> must be greater than or equal to V<sub>SS</sub>, if V<sub>IL</sub> is less than V<sub>SS</sub>, current at each input must be limited to 10 mA.
 Inputs at 0 V or V<sub>DDO</sub> per function.
 Inputs at minimum V<sub>IH</sub> or maximum V<sub>IL</sub> per function.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

300

600

MAX


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDDI = 5 V, VDDO as shown, VSS = 0 V, TA = 25°C (See Note 5)

						LIMIT	S			366		
SYMBOL	PARAMETER	V	DDO =	5 V	VD	DO =	10 V	VD	DO = 1	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay,	150 250	160	375		85	180		75	144		CL = 50 pF,
tPHL	In to Zn or Zn		160	375		85	180		75	144	ns	R <sub>L</sub> = 200 kΩ
tPZH	0		200	450		80	110		70	88		(R <sub>L</sub> = 1 kΩ to VSS)
tPZL	Output Enable Time		200	450		100	170		80	136	ns	(RL = 1 kΩ to VDDO
tPHZ	0	to the a but	75	165	TOTAL	90	170	120	75	136		(RL = 1 kΩ to VSS)
tPLZ	Output Disable Time	608 1 709	50	115	194-19	80	110	ri iler	70	88	ns	(RL = 1 kΩ to VDDO
tTLH	0		60	135		30	70		25	45	The Late	Input Transition
tTHL	Output Transition Time		60	135		30	70		25	45	ns	Times ≤ 20 ns


Notes on previous page

Fig. 1 TYPICAL ELECTRICAL CHARACTERISTICS







VDDO VERSUS VDDI




PROPAGATION DELAY VERSUS V<sub>DDO</sub>




POWER DISSAPATION VERSUS FREQUENCY



### SWITCHING WAVEFORMS



OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



OUTPUT ENABLE TIME (tPZL) AND OUTPUT DISABLE TIME (tPLZ)

### UP/DOWN DECADE COUNTER

Information on the Parallel Inputs ( $P_0$ - $P_3$ ) is loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of all other input conditions except the Master Reset Input (MR) which must be LOW. With the Parallel Load Input (PL) LOW, the counter changes on the LOW-to-HIGH transition of the Clock Input (CP) if the Count Enable Input ( $\overline{CE}$ ) is LOW. The Up/Down Count Control Input (Up/Dn) determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, the Terminal Count Output ( $\overline{TC}$ ) is LOW when the Parallel Outputs  $Q_0$ - $Q_3$  are HIGH and the Count Enable ( $\overline{CE}$ ) is LOW. When counting down, the Terminal Count Output ( $\overline{TC}$ ) is LOW when all the Parallel Outputs ( $Q_0$ - $Q_3$ ) and the Count Enable Input ( $\overline{CE}$ ) are LOW. A HIGH on the Master Reset Input resets the counter ( $Q_0$ - $Q_3$  = LOW) independent of all other input conditions.


- . UP/DOWN COUNT CONTROL
- . SINGLE CLOCK INPUT (L .H EDGE-TRIGGERED)
- ASYNCHRONOUS PARALLEL LOAD INPUT
- ASYNCHRONOUS MASTER RESET
- . EASILY CASCADABLE

### MODE SELECTION TABLE

PL	UP/DN	CE	СР	MODE
Н	X	X	X	Parallel Load (Pn → Qn)
L	X	Н	X	No Change
L	L	L	5	Count Down, Decade
L	Н	L	5	Count Up, Decade

MR = LOW H = HIGH Level L = LOW Level X = Don't Care
Positive-Going
Transition


### 4510B STATE DIAGRAM



LOGIC EQUATION FOR TERMINAL COUNT


TC = CE • | (UP •  $\overline{Q}_0$  •  $\overline{Q}_3$ ) + ( $\overline{UP}$  •  $\overline{Q}_0$  •  $\overline{Q}_1$  •  $\overline{Q}_2$  •  $\overline{Q}_3$ ) |

LOGIC SYMBOL



 $V_{DD} = Pin 16$  $V_{SS} = Pin 8$ 

### CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### PIN NAMES

PL	Parallel Load Input (Activ
Po-P3	Parallel Inputs
CE	Count Enable Input (Active LOW)
СР	Clock Pulse Input (L → H Edge-Triggered)
Up/Dn	Up/Down Count Control Input
MR	Master Reset Input
TC	Terminal Count Output (Active LOW)
Q <sub>0</sub> -Q <sub>3</sub>	Parallel Outputs

### LOGIC DIAGRAM



V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8 = Pin Number



PL (Parallel Load Input ) — Asynchronously Loads P into Q, Overriding all Other Inputs P (Parallel Input) — Data on this Pin is Asynchronously Loaded into Q, when PL is HIGH Overriding all Other Inputs CP (Clock Pulse Input) Q, Q (True and Complimentary Outputs) T (Toggle Input) — Forces the Q output to synchronously toggle when a HIGH is placed on this input.

### DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 10	O V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent Power	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

Notes on following page.

### FAIRCHILD CMOS . 4510B

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	. V	DD = 1	5V	UNITS	TEST CONDITION
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH tPHL	Propagation Delay, CP to Q <sub>n</sub>		150 150	350 350		62 59	160 160		41 39	128 128	ns	- 188
tPLH tPHL	Propagation Delay, CP to TC		167 252	450 650		71 100	180 245		48 66	144 196	ns	
tPLH tPHL	Propagation Delay, PL to Q <sub>n</sub>		170 220	325 425		70 90	150 195		45 62	120 156	ns	(a)
tPLH tPHL	Propagation Delay, MR to Q <sub>n</sub> , TC		225 205	500 450		170 120	210 190		105 80	168 152	ns	
<sup>t</sup> TLH <sup>t</sup> THL	Output Transition Time		60 65	135 135	M.	31 25	75 75		23 18	45 45	ns	C <sub>L</sub> = 50 pF,
twCP	CP Minimum Pulse Width	125	50		60	21		48	14	1	ns	R <sub>L</sub> = 200 kΩ
twPL	PL Minimum Pulse V'idth	150	60		60	21		48	16		ns	Input Transition
twMR	MR Minimum Pulse Width	150	60	1	60	30		48	20	A	ns	Times ≤ 20 ns
trec	MR Recovery Time	175	75	1	70	30		56	20		ns	
trec	PL Recovery Time	150	62		60	24		48	17	197	ns	
t <sub>s</sub>	Set-Up Time, UP/DN to CP Hold Time, UP/DN to CP	325 0	145 -90		140	55 -35		110	38 -25		ns	
t <sub>s</sub>	Set-Up Time, CE to CP Hold Time, CE to CP	275	118 -40		120	49 -15		96	33 -10		ns	4 11
t <sub>s</sub>	Set-Up Time, P <sub>n</sub> to PL Hold Time, P <sub>n</sub> to PL	70	29 -40		30	11 -20		24	8 -20		ns	
f <sub>MAX</sub>	Input Clock Frequency (Note 3)	2	5		5	12		6	15	1 6	MHz	

- NOTES:


  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


  3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.

  4. It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at V<sub>DD</sub> = 15 V.

### SWITCHING WAVEFORMS



MINIMUM CP WIDTH, SET-UP AND HOLD TIMES, CE TO CP AND UP/DN TO CP



MINIMUM PL AND MR PULSE WIDTH, RECOVERY TIME FOR PL AND MR, AND SET-UP AND HOLD TIMES,  $P_n$  TO PL

NOTE:

Set-up and Hold Times are shown as positive values but may be specified as negative values.

### BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER

GENERAL DESCRIPTION - The 4511B is a BCD-to-7-Segment Latch/Decoder/Driver with four Address Inputs ( $A_0$ - $A_3$ ), an active LOW Latch Enable Input ( $\overline{\text{EL}}$ ), an active Low Blanking Input ( $\overline{\text{IB}}$ ), an active LOW Lamp Test Input ( $\overline{\text{I}_{LT}}$ ) and seven active HIGH npn bipolar segment outputs (a-g).

When the Latch Enable Input  $(\overline{EL})$  is LOW, the state of the Segment Outputs (a-g) is determined by the data on the Address Inputs  $(A_0-A_3)$ . When the Latch Enable Input  $(\overline{EL})$  goes HIGH, the last data present at the Address Inputs  $(A_0-A_3)$  is stored in the latches and the Segment Outputs (a-g) remain stable

When the Lamp Test Input  $(\overline{I_{LT}})$  is LOW, all the Segment Outputs (a-g) are HIGH independent of  $\underline{all}$  other input conditions. With the Lamp Test Input  $(\overline{I_{LT}})$  HIGH, a LOW on the Blanking Input  $(\overline{I_B})$  forces all Outputs (a-g) LOW. The Lamp Test Input  $(\overline{I_{LT}})$  and the Blanking Input  $(\overline{I_B})$  do not affect the latch circuit.

- HIGH CURRENT SOURCING OUTPUTS (UP TO 25 mA)
- **BLANKING INPUT (ACTIVE LOW)**
- LAMP TEST INPUT (ACTIVE LOW)
- LAMP INTENSITY MODULATION CAPABILITY
- MULTIPLEXING CAPABILITY
- LOW POWER DISSIPATION

### PIN NAMES

A<sub>0</sub>-A<sub>3</sub> Address (Data) Inputs
EL Latch Enable (Active L Latch Enable (Active LOW) Input

IB Blanking (Active LOW) Input

Lamp Test (Active LOW) Input LT


Segment Outputs a-q


### TRUTH TABLE

			11	NPUTS							(	DUTP	UTS	
EL	IB	ILT	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	а	b	С	d	е	f	g	DISPLAY
X	X	L	X	X	X	X	Н	Н	Н	Н	Н	Н	Н	8
X	L	Н	X	X	X	X	L	L	L	L	L	L	L	BLANK
L	Н	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
L	Н	Н	L	L	L	Н	L	Н	Н	L	L	L	L	1
L	Н	Н	L	L	Н	L	Н	Н	L	Н	Н	L	Н	2
L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	3
L	Н	Н	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
L	н	Н	L	H	L	Н	Н	L	Н	Н	L	Н	Н	5
L	Н	Н	L	Н	Н	L			6					
L	Н	Н	L	Н	Н	Н			7					
L	Н	Н	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
L	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	Н	9
L	Н	Н	Н	L	Н	L	L	L	L	L	L	L	L	BLANK
L	Н	Н	Н	L	Н	Н	L	L	L	L	L	L	L	BLANK
L	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	BLANK
L	Н	Н	н	Н	L	Н	L	L	L	L	L	L	L	BLANK
L	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	BLANK
L	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	BLANK
Н	Н	Н	X	X	X	X				•				•

H = HIGH Level L = LOW Level X = Don't Care

• = Depends upon the BCD code applied during the LOW-to-HIGH transition of EL





### DC CHARACTERISTICS: V<sub>DD</sub> = 5 V, V<sub>SS</sub> = 0 V (Note 1)

SYMBOL				LIMITS			1115		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEMP	TES	CONDITIONS
V <sub>IH</sub>	Input HIGH Voltage		3.5		120	V	All	Guaranteed I	nput HIGH Voltage
VIL	Input LOW Voltage				1.5	V	All	Guaranteed I	nput LOW Voltage
V <sub>OH</sub>	Output HIGH Voltage	XC or XM	4.1	4.57		V	25° C	1 <sub>OH</sub> <1μΑ	Inputs at 0 V or V <sub>DD</sub> per the Truth Table
				4.24		V		I <sub>OH</sub> =5 mA	
			3.60	4.22				I <sub>OH</sub> =10 mA	
		XC		4.16			25° C	I <sub>OH</sub> =15 mA	
			.2.80	4.12				I <sub>OH</sub> =20 mA	
				4.05				I <sub>OH</sub> =25 mA	
				4.24		V		I <sub>OH</sub> =5 mA	
			3.90	4.22				I <sub>OH</sub> =10 mA	
		XM		4.16			25° C	I <sub>OH</sub> =15 mA	
			3.40	4.12				I <sub>OH</sub> =20 mA	
				4.05	12 -			I <sub>OH</sub> =25 mA	
					0.05		MIN, 25°C		Inputs at 0 V or V <sub>DD</sub>
VOL	Output LOW Voltage				0.05	V	MAX	per the Truth	
					0.5	V	All	IOL <1 μΑ,	Inputs at 1.5 or 3.5 V
The second		4.25	1				MIN		
OL	Output LOW Current		0.8			mA	25° C	V <sub>OUT</sub> =	Inputs at 0 V or V <sub>DD</sub>
			0.4				MAX	0.4 V	per the Truth Table
					20		MIN, 25°C		
DD	Quiescent Power	хс			150	μΑ	MAX	All Inputs at	0 V or V <sub>DD</sub> and
	Supply Current	XM			5		MIN, 25°C	all Outputs O	pen
		AIVI			150		MAX		

### FAIRCHILD CMOS . 4511B

SYMBOL	PARAMETER			LIMITS		UNITS	TEMP	TECT	CONDITIONS
SAMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEMP	IEST	CONDITIONS
V <sub>IH</sub>	Input HIGH Voltage	7 7	7			V	All	Guaranteed II	nput HIGH Voltage
VIL	Input LOW Voltage				3	٧	All	Guaranteed II	nput LOW Voltage
v <sub>OH</sub>	Output HIGH Voltage	XC or XM	9.1	9.58		٧	25° C	I <sub>OH</sub> < 1 μA	Inputs at 0 V or V <sub>DD</sub> per the Truth Table
		хс	8.75 8.10	9.26 9.21 9.17 9.14		V	25° C	I <sub>OH</sub> =5 mA I <sub>OH</sub> =10 mA I <sub>OH</sub> =15 mA I <sub>OH</sub> =20 mA	
			9.00	9.10 9.26 9.21		V		I <sub>OH</sub> =25 mA I <sub>OH</sub> =5 mA I <sub>OH</sub> =10 mA	
		XM	8.60	9.17 9.14 9.10			25° C	I <sub>OH</sub> =15 mA I <sub>OH</sub> =20 mA I <sub>OH</sub> =25 mA	Tto-sa
VOL	Output LOW Voltage				0.05	V	MIN, 25°C MAX	011	Inputs at 0 V or V <sub>DD</sub>
					1	V	All	I <sub>OL</sub> <1 μΑ,	Inputs at 3 or 7 V
OL	Output LOW Current		2.6 2 1.2			mA	MIN 25° C MAX	V <sub>OUT</sub> = 0.5 V	Inputs at 0 V or V <sub>DD</sub> per the Truth Table
I <sub>DD</sub>	Quiescent Power	xc			40 300		MIN, 25°C	All Inputs at	DD
UU	Supply Current	XM			10	μΑ	MIN, 25°C	und an Odtpu	To Open

MAX

DC CHARACTERISTICS:	$V_{DD} = 15 \text{ V}, V_{SS} = 0 \text{ V (Note 1)}$

				LIMITS					
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEMP	TEST	CONDITIONS
V <sub>IH</sub>	Input HIGH Voltage		11			V	All	Guaranteed Ir	put HIGH Voltage
VIL	Input LOW Voltage	FERS			4	V	All	Guaranteed Ir	put LOW Voltage
V <sub>ОН</sub>	Output HIGH Voltage	XC or XM	14.10	14.59	107 <sub>E</sub> A	(SAIT 4).	25° C	I <sub>OH</sub> < 1 μA	Inputs at 0 V or V <sub>DD</sub> per the Truth Table
				14.27	18/13			I <sub>OH</sub> =5 mA	
			13.75	14.23				I <sub>OH</sub> =10 mA	
		xc	-	14.20			25° C	I <sub>OH</sub> =15 mA	
			13.10	14.17				I <sub>OH</sub> =20 mA	
		1 3		14.13		750		I <sub>OH</sub> =25 mA	
		1000		14.27		V		I <sub>OH</sub> =5 mA	
			14.00	14.23				I <sub>OH</sub> =10 mA	
		XM		14.20	M		25° C	I <sub>OH</sub> =15 mA	-0
		1	13,60	14.17	F-7% -			I <sub>OH</sub> =20 mA	
				14.13				I <sub>OH</sub> =25 mA	
VOL	Output LOW Voltage				0.05	V	MIN, 25°C MAX		nputs at 0 V or V <sub>DD</sub> Function or Truth Tabl
02					2	V	All	ΙΟΙ <1 μΑ, Ι	nputs at 4 or 11 V
l	Input Current	XC			1		All		est at 0 V or V <sub>DD</sub>
IN	imput durient	XM	9531150		1	μА	it quetto arc	All other Inpo	uts simultaneously at
loL	Output LOW Current		7.5 4.5			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 1.5 V	Inputs at 0 V or V <sub>DD</sub>
	TO BE WELL BOOK				80	1000	MIN, 25°C	All Inputs at	0 V or V <sub>DD</sub> and all
I <sub>DD</sub>	Quiescent Power	xc			600		MAX	Outputs Oper	00
	Supply Current	XM			20	μΑ	MIN, 25°C		
			100		600	1 1 1 1	MAX		

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (see Note 2)

						LIMIT	3					
SYMBOL	PARAMETER	V	DD = 5	V	V	D = 10	V	V	D = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay, A <sub>N</sub> to a-g		212	480		90	190		68	152	ns	
t <sub>PHL</sub>			238	480	AL I	88	190		60	152	ns	
t <sub>PLH</sub>	Propagation Delay, ILT to a-g		82	180		38	80		30	64	ns	C <sub>L</sub> = 50 pF,
t <sub>PHL</sub>			85	180		34	80		24	64	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PLH	Propagation Delay, IB to a-g		147	330		60	135		42	108	ns	Input Transition Time
t <sub>PHL</sub>			164	330		65	135		46	108	ns	≤20 ns
<sup>t</sup> PLH	Propagation Delay, E to a-g		230	550		90	210		63	168	ns	
<sup>t</sup> PHL			275	550		98	210		66	168	ns	
<sup>t</sup> TLH	Output Transition		25	55		18	40		16	40	ns	
<sup>t</sup> THL	Time		75	135		26	75		17	45	ns	
t <sub>w</sub> EL	EL Minimum Pulse Width	85	34		35	14		28	10		ns	
t <sub>s</sub>	Set-Up Time, AN to EL	55	20		25	7		20	4		ns	
th	Hold-Time, AN to EL	55	19		25	6		20	4		ns	


NOTES:

1. Additional dc characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


### AC WAVEFORMS


SET-UP AND HOLD-TIMES, AN TO EL AND MINIMUM EL





NOTE: Set-up and hold-times are shown as positive values but may be specified as negative values


### TYPICAL ELECTRICAL CHARACTERISTICS



















### FAIRCHILD CMOS • 4511B


### TYPICAL APPLICATIONS

### LIGHT EMITTING DIODE (LED) READOUT






### INCANDESCENT READOUT



'A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament


### FLUORESCENT READOUT



### GAS DISCHARGE READOUT

# APPROPRIATE VOLTAGE VSS

### LIQUID CRYSTAL (LCD) READOUT ..



"Direct dc drive of LCD not recommended for life of LCD readouts.

# 4512B 8-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

DESCRIPTION - The 4512B is an 8-Input Multiplexer with Active LOW logic and output enables (E, EO). One of eight binary inputs is selected by Select Inputs S<sub>0</sub>, S<sub>1</sub> and S<sub>2</sub> and is routed to the output F. A HIGH on the Output Enable (EO) causes the F output to assume a high impedance or "OFF" state, regardless of other input conditions. This allows the output to interface directly with bus oriented systems (3-state). When the active LOW Enable (E) is HIGH, it forces the output LOW provided the Output Enable (EO) is LOW. By proper manipulation of the inputs, the 4512B can provide any logic functions of four variables. The 4512B cannot be used to multiplex analog signals.

- . SELECTS ONE-OF-EIGHT DATA SOURCES
- PERFORMS PARALLEL-TO-SERIAL CONVERSION
- . 3-STATE OUTPUTS WITH ACTIVE LOW OUTPUT ENABLE
- . ACTIVE LOW LOGIC ENABLE

### PIN NAMES

 $S_0, S_1, S_2$ 

10 to 17

Ē

Select Inputs


Output Enable (Active LOW)


Enable (Active LOW) Multiplexer Inputs Multiplexer Output

### TRUTH TABLE

					IN	PUT	S						OUTPUT	
ΕŌ	E	s <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	10	11	12	13	14	15	16	17	F	
L	Н	X	X	X	X	X	X	X	X	X	X	X	L	
L	L	L	L	L	L	X	X	X	X	X	X	X	L	
L	L	L	L	L	Н	X	X	X	X	X	X	X	Н	
L	L	L	L	Н	X	L	X	X	X	X	X	X	L	
L	L	L	L	Н	X	Н	X	X	X	X	X	X	Н	
L	L	L	Н	L	X	X	L	X	X	X	X	X	L	
L	L	L	Н	L	X	X	Н	X	X	X	X	X	Н	
L	L	L	Н	Н	X	X	X	L	X	X	X	X	L	
L	L	L	Н	Н	X	X	X	Н	X	X	X	X	L H	
L	L	Н	L	L	X	X	X	X	L	X	·X	X	L	
L	L	Н	L	L	X	X	X	X	Н	X	X	X	н	
L	L	Н	L	Н	X	X	X	X	X	L	X	X	L	
L	L	Н	L	Н	X	X	X	X	X	Н	X	X	Н	
L	L	Н	Н	L	X	X	X	X	X	X	L	X	L	
L	L	Н	н	L	X	X	X	X	X	X	Н	X	н	
L	L	Н	Н	Н	X	X	X	X	X	X	X	L	L	
L	L	Н	Н	Н	X	X	X	X	X	X	X	Н	н	
Н	X	X	X	X	X	X	X	X	X	X	X	X	Z	

- L = LOW Level
- H = HIGH Level Don't Care
- = High Impedance State





DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)


						L	IMITS							
SYMBOL	PARAMETE	R	V	DD =	5 V	VD	D = 1	0 V	Vc	D = 1	5 V	UNITS	TEMP	TEST CONDTIONS
	3 PROFILE		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	70 0		mmanar §
	Output OFF Current HIGH	хС				leus.					1.6 12		MIN, 25°C MAX	Output returned to VDD, EO = VDD
		XM	CIQ#	electric .		2002					0.4	μΑ	MIN, 25°C MAX	
C	Output OFF Current LOW	хс		3-10	(Europe	ens					- 1.6 -12		MIN, 25°C MAX	Output returned to
		XM					0 1				- 0.4 -12	μА	MIN, 25°C MAX	V <sub>SS</sub> , EO = V <sub>DD</sub>
	Quiescent Power	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at 0 V
IDD	Supply Current	ХМ			5 150	los	1	10 300			20 600	μА	MIN, 25°C MAX	or V <sub>DD</sub>


AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25° C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = E	5 V	V	OD = 1	0 V	V	DD =	15 V	UNITS	TEST CONDITIONS
0.111002	, Anameren	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONTITO	TEST CONDITIONS
tPLH	Propagation Delay,		150	300		75	150	F	52	120	ns	C <sub>L</sub> = 50 pF, .
<sup>t</sup> PHL	Data to Output		150	300		75	150	<b>HADR</b>	52	120	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PLH	Propagation Delay,		175	350		85	170	Levi	60	136	ns	Input Transition
t <sub>PHL</sub>	Select to Output		175	350		85	170		65	136	' ns	Times ≤ 20 ns
<sup>t</sup> PLH	Propagation Delay,		90	175		45	90	1.55%	30	72	ns	
t <sub>PHL</sub>	E to Output		90	175		45	90	la care	32	72	ns	= -
<sup>t</sup> PZH	Output Enable		33	85	4.00	20	45		18	36	ns	$(R_L = 1 k\Omega \text{ to V}_{SS})$
<sup>t</sup> PZL	Time		30	85		22	45	1900	20	36	ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$
<sup>t</sup> PHZ	Output Disable		39	100		20	50	1	15	40	ns	$(R_L = 1 k\Omega \text{ to V}_{SS})$
t <sub>PLZ</sub>	Time		40	100		20	50		15	40	ns	$(R_L = 1 k\Omega \text{ to VDD})$
<sup>t</sup> TLH	Output Transition	6000	90	200		40	100		33	65	ns	
t <sub>THL</sub>	Time		100	200	20161	40	100		30	65	ns	

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


### TYPICAL ELECTRICAL CHARACTERISTICS








### **SWITCHING WAVEFORMS**



OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



OUTPUT ENABLE TIME (tPZL) AND OUTPUT DISABLE TIME (tPLZ)


### APPLICATIONS

MULTIPLEXER AS A FUNCTION GENERATOR — In most digital systems there are areas, usually in the control section, where a number of inputs generate an output in a highly irregular way. In other words, an unusual function must be generated which is apparently not available as an MSI building block. In such cases, many designers tend to return to classical methods of logic design with NAND and NOR gates using Boolean Algebra, Karnaugh maps and Veitch diagrams for logic minimization. Surprisingly enough, multiplexers can simplify these designs.

The 4512B 8-Input multiplexer can generate any one of the 65,536 different functions of four variables. An example will illustrate the technique. Assume four binary inputs are A, B, C and D and F is the desired function (See Fig. 1). If C is connected to  $S_0$ , B to  $S_1$  and A to  $S_2$ , any combination of A, B and C will select an input (assuming the output is enabled). For each combination of A, B and C, the required output, as a function of the fourth variable D, is either H or L the same as D or the opposite of D. Therefore, the truth table may be examined and each input of the 4512B is connected to  $V_{DD}V_{SS}$ , D or  $\overline{D}$  as required and in such fashion the function is generated.

In the example shown, (Fig. 1) the first two outputs are the opposite of D, so I<sub>0</sub> is connected to D. The second two are HIGH, so I<sub>1</sub> is connected to V<sub>DD</sub>, etc.

32-INPUT MULTIPLEXER — The 3-State Output Enable can be used to expand the 4512B. A 32-Input Multiplexer utilizing four 4512B's and a 4011B is shown in Fig. 2.



# 1-OF-16 DECODER/DEMULTIPLEXER WITH INPUT LATCH

 $\label{eq:decomposition} \begin{array}{ll} \textbf{DESCRIPTION} - \textbf{The } 4514 \textbf{B is a } 1\text{-of-}16 \ \textbf{Decoder/Demultiplexer} \ \textbf{with four binary weighted } \ \textbf{Address} \\ \textbf{Inputs } (\textbf{A}_0\textbf{-A}_3), \ \textbf{a } \textbf{Latch Enable Input } (\textbf{EL}), \ \textbf{an active LOW Enable Input } (\overline{\textbf{E}}) \ \textbf{and sixteen mutually exclusive active HIGH Outputs } (\textbf{O}_0\textbf{-O}_{15}). \end{array}$ 

When the Latch Enable Input (EL) is HIGH, the selected Output  $(O_0-O_{15})$  is determined by the data on the Address Inputs  $(A_0-A_3)$ . When the Latch Enable Input (EL) goes LOW, the last data present at the Address inputs  $(A_0-A_3)$  is stored in the latches and the Outputs  $(O_0-O_{15})$  remain stable. When the Enable Input  $(\overline{E})$  is LOW, the selected Output  $(O_0-O_{15})$ , determined by the contents of the latch, is HIGH. When the Enable Input  $(\overline{E})$  is HIGH, all Outputs  $(O_0-O_{15})$  are LOW. The Enable Input  $(\overline{E})$  does not affect the state of the latch.

With the Latch Enable Input (EL) HIGH, 16-channel demultiplexing results when data is applied to the Enable Input ( $\bar{E}$ ) and the desired output is selected by A<sub>0</sub>-A<sub>3</sub>. The selected output (O<sub>0</sub>-O<sub>15</sub>) will follow as the inverse of the data. All unselected outputs (O<sub>0</sub>-O<sub>15</sub>) are LOW.

- . LATCH ENABLE INPUT (ACTIVE HIGH)
- . ENABLE INPUT (ACTIVE LOW)
- SELECTED BUFFERED OUTPUTS (ACTIVE HIGH) COMPLEMENT OF THE INPUT

### PIN NAMES

A<sub>0</sub>-A<sub>3</sub> E EL Address Inputs

Enable Input (Active LOW)

Latch Enable Input

O<sub>0</sub>-O<sub>15</sub> Outputs

### 


pinouts (Connection Diagram) as the

Dual In-line Package.

### TRUTH TABLE

		INPU	TS									C	UTP	JTS						
Ē	A <sub>0</sub>	A1	A <sub>2</sub>	A3	00	01	02	03	04	05	06	07	08	09	010	011	012	013	014	015
Н	X	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	Н	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	Н	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L
L	Н	Н	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	Н	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L
L	Н	L	Н	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L
L	L	Н	Н	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L
L	Н	Н	Н	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L
L	L	L	L	Н	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L
L	Н	L	L	Н	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L
L	L	Н	L	Н	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L
L	Н	Н	L	Н	L	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	L
L	L	L	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	L	L
L	Н	L	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	L
L	L	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L
L	Н	Н	H	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н

H = HIGH Level L = LOW Level EL = HIGH



V<sub>DD</sub> = Pin 24 V<sub>SS</sub> = Pin 12 O = Pin Number

## FAIRCHILD CMOS • 4514B

## DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)


							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20	- 6		40			80	μА	MIN, 25°C	
las	Power				150			300			600		MAX	All inputs at
DD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

					أحل وسأ	LIMIT	S		alo.			
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITION
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	B B.I. A O		260			95			65			
tPHL	Propagation Delay, A <sub>n</sub> to O <sub>n</sub>		260			95			65		ns	
tPLH	Propagation Delay, EL to On		260		Hil	95			65		ns	
tPHL	Propagation Delay, EL to On	120	260	6.43	6	95	6.6		65		IIS	C <sub>1</sub> = 50 pF,
tPLH	Propagation Delay, E to On		200			70			50		ns	$R_1 = 200 \text{ k}\Omega$
<sup>t</sup> PHL	Propagation Delay, E to On		200	1	Spel	70			50		115	Input Transition
tTLH	Output Transition Time		135			75			45		ns	Times ≤ 20 ns
<sup>t</sup> THL	Output Transition Time		135			75			45		115	Times & 20 hs
ts	Set-Up Time, An to EL		60			20			15		ns	
th /	Hold Time, An to EL Minimum EL Pulse Width		60			20			15		115	
twEL			60	- 1		20		1	15	-	ns	

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

## **SWITCHING WAVEFORMS**



MINIMUM EL PULSE WIDTH AND SET-UP AND HOLD TIMES, An TO EL

Set-up (t<sub>s</sub>) and Hold (t<sub>h</sub>) Times are shown as positive values but may be specified as negative values.

## 7

# 4515B

# 1-OF-16 DECODER/DEMULTIPLEXER WITH INPUT LATCH

**DESCRIPTION** — The 4515B is a 1-of-16 Decoder/Demultiplexer with four binary weighted Address Inputs (A<sub>0</sub>-A<sub>3</sub>), a Latch Enable Input (EL), an active LOW Enable Input ( $\overline{E}$ ) and sixteen mutually exclusive active LOW Outputs ( $\overline{O_0}$ - $\overline{O_{15}}$ ).


When the Latch Enable Input (EL) is HIGH, the selected Output  $\overline{(O_0-O_{15})}$  is determined by the data on the Address Inputs  $(A_0-A_3)$ . When the Latch Enable Input (EL) goes LOW, the last data present at the Address Inputs  $(A_0-A_3)$  is stored in the latches and the Outputs  $\overline{(O_0-O_{15})}$  remain stable. When the Enable Input ( $\overline{E}$ ) is LOW, the selected Output  $\overline{(O_0-O_{15})}$ , determined by the contents of the latch, is LOW. When the Enable Input ( $\overline{E}$ ) is HIGH, all Outputs  $\overline{(O_0-O_{15})}$  are HIGH. The Enable Input ( $\overline{E}$ ) does not affect the state of the latch.

With the Latch Enable Input (EL) HIGH, 16-channel demultiplexing results when data is applied to the Enable Input ( $\overline{E}$ ) and the desired output is selected by A<sub>0</sub>-A<sub>3</sub>. The selected Output ( $\overline{O_0}$ - $\overline{O_{15}}$ ) will follow the data at the Enable Input ( $\overline{E}$ ). All unselected outputs ( $\overline{O_0}$ - $\overline{O_{15}}$ ) are HIGH.

- . LATCH ENABLE INPUT (ACTIVE HIGH)
- . ENABLE INPUT (ACTIVE LOW)
- . BUFFERED OUTPUTS (ACTIVE LOW)

## PIN NAMES

A<sub>0</sub>-A<sub>3</sub> E EL O<sub>0</sub>-O<sub>15</sub> Address Inputs
Enable Input (Active LOW)
Latch Enable Input
Outputs (Active LOW)



V<sub>DD</sub> = Pin 24 V<sub>SS</sub> = Pin 12

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the

Dual In-line Package.

CONNECTION DIAGRAM

DIP (TOP VIEW)

2

V<sub>DD</sub> 24

23

A<sub>3</sub> 22

A<sub>2</sub> 21

014 16

015 15


012 14

013 13

## TRUTH TABLE

	1	NPU'	TS	0	- 5	1						(	OUTP	UTS						
Ē	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A3	00	01	02	03	04	05	06	07	08	09	010	011	012	013	014	015
Н	X	X	X	X	Н	н	Н	Н	Н	Н	Н	н	Н	Н	Η:	Н	Н	Н	Н	Н
L	L	L	L	L	L	Н	Н	Н	н	Н	Н	Н	Н	H	Н	Н	Н	н	Н	Н
L	Н	L	L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	Н	L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	L	Н	L	Н	Н	H	Н	Н	L	Н	Н	Н	Н	Н	H	Н	H	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	H	Н	н	Н	Н
L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
L	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	H	Н	Н	Н
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
L	Н	Н	L	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	L	Н	Н	Н	Н
L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	Н	Н	Н	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

H = HIGH Level L = LOW Level



## FAIRCHILD CMOS • 4515B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

	,						LIMIT	S					Maria I	
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
- 1. 2. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	Quiescent Power	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
	Supply Current	XM			5 150			300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (See Note 2)

						LIMIT	S				TOTAL TO	Control of the Public State of the Public Stat
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
	50 pro- 8	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Marie San	r promocene, representa
tPLH tPHL	Propagation Delay, $A_n$ to $\overline{O}_n$	ingu i	260 260		31 108 (42 10)	95 95	D ext Jepan	is not ben to	65 65	HORK to set	ns	nds o migration such and again reget land also are made or each
tPLH tPHL	Propagation Delay, EL to $\overline{O}_n$	reduc to a tr	260 260		ioghal spelas	95 95	tenuro star a r	67 sil	65 65	ealte arû 1 -	ns	C 50 - 5
tPLH tPHL	Propagation Delay, $\overline{E}$ to $\overline{O}_n$		200 200			70 70			50 50		ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$ Input Transition
tTLH tTHL	Output Transition Time		135 135			75 75			45 45		ns	Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, A <sub>n</sub> to EL Hold Time, A <sub>n</sub> to EL		60 60			20 20	- 00	DRESO	15 15	isos i	ns	DEFORM COLDER
twEL	Minimum EL Pulse Width		60			20			15	Aug II	ns	FREDED BURNERS

NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

## SWITCHING WAVEFORMS



MINIMUM EL PULSE WIDTH AND SET-UP AND HOLD TIMES, An TO EL

NOTE:

Set-up (t<sub>s</sub>) and Hold (t<sub>h</sub>) Times are shown as positive values but may be specified as negative values,

# **4516B**UP/DOWN COUNTER

**DESCRIPTION** — The 4516B is an edge-triggered synchronous Up/Down 4-Bit Binary Counter with a Clock Input (CP), an active HIGH Count Up/Down Control Input (Up/ $\overline{Dn}$ ), an active LOW count Enable Input ( $\overline{CE}$ ), an asynchronous active HIGH Parallel Load Input (PL), four Parallel Inputs ( $\overline{Dn}$ ), four parallel Outputs ( $\overline{Dn}$ ), an active LOW Terminal Count Output ( $\overline{Dn}$ ) and an overriding asynchronous Master Reset Input (MR).

Information on the Parallel Inputs (P<sub>0</sub>-P<sub>3</sub>) is loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of all other input conditions except the Master Reset Input (MR) which must be LOW. When the Parallel Load Input (PL) and the Count Enable Input (CE) are LOW, the counter changes on the LOW-to-HIGH transition of the Clock Input (CP). The Count Up/Down Control Input (Up/ $\overline{Dn}$ ) determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, the Terminal Count Output ( $\overline{Tc}$ ) is LOW when  $Q_0 = Q_1 = Q_2 = Q_3 = IDW$  and the  $\overline{CE} = IDW$ . A HIGH on the Master Reset Input (MR) resets the counter ( $Q_0 = Q_1 = Q_2 = Q_3 = IDW$ ) independent of all other input conditions.

- . UP/DOWN COUNT CONTROL
- . SINGLE CLOCK INPUT (L -H EDGE-TRIGGERED)
- ASYNCHRONOUS PARALLEL LOAD INPUT
- ASYNCHRONOUS MASTER RESET

## MODE SELECTION TABLE

PL	UP/DN	CE	CP	MODE
н	X	X	×	Parallel Load (Pn → Qn)
L	X	Н	X	No Change
L	L	L	1	Count Down, Binary
L	н	L	5	Count Up, Binary


MR = LOW
H = HIGH Level
L = LOW Level

X = Don't Care

G = Positive-Going

Transition


## STATE DIAGRAM



LOGIC EQUATION FOR TERMINAL COUNT


 $\overline{\mathsf{TC}} = \overline{\mathsf{CE}} \bullet |(\mathsf{UP}/\overline{\mathsf{DN}}) \bullet \mathsf{Q}_0 \bullet \mathsf{Q}_1 \bullet \mathsf{Q}_2 \bullet \mathsf{Q}_3| + |(\mathsf{UP}/\overline{\mathsf{DN}}) \bullet \overline{\mathsf{Q}}_0 \bullet \overline{\mathsf{Q}}_1 \bullet \overline{\mathsf{Q}}_2 \bullet \overline{\mathsf{Q}}_3|$ 

## LOGIC SYMBOL



V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8

# CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package,

## PIN NAMES

PL Parallel Load Input (Active HIGH)


 $\begin{array}{ll} \underline{P_0}\text{-}P_3 & \text{Parallel Inputs} \\ \hline \text{CE} & \text{Count Enable Input} \\ \text{(Active LOW)} \\ \hline \text{CP} & \text{Clock Pulse Input (L} \rightarrow \text{H} \\ \end{array}$ 

Edge-Triggered)
Up/Dn Up/Down Count Control

Input
MR Master Reset Input
TC Terminal Count Output

(Active LOW)
Q0-Q3 Parallel Outputs





V<sub>DD</sub> = Pin 16 Vss = Pin 8

= Pin Number



PL (Parallel Load Input) — Asynchronously Loads P into Q, Overriding all Other Inputs  $\overline{P}$  (Parallel Input) — Data on this Pin is Asynchronously Loaded into Q, when PL is HIGH Overriding all Other Inputs  $\overline{T}$  (Toggle Input) — Forces the Q Output to Synchronously Toggle when a HIGH is placed on this Input CP (Clock Pulse Input) Q,  $\overline{Q}$  (True and Complementary Outputs)

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)


							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIŅ	TYP	MAX	MIN	TYP	MAX			
loo	Quiescent Power	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

Notes on following page


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITION
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CP to $\Omega_n$		150 150	350 350		62 59	160 160		41 39	128 128	ns	17-0
tPLH tPHL	Propagation Delay, CP to TC		167 252	450 650		71 100	180 245		48 66	144 196	ns	
tPLH tPHL	Propagation Delay, PL to Q <sub>n</sub>	1	170 220	325 425		70 90	150 195		45 62	120 156	ns	
tPLH tPHL	Propagation Delay, MR to $Q_n$ , $\overline{TC}$	noi	225 205	500 450		170 120	210 190		105 80	168 152	ns	
tTLH tTHL	Output Transition Time		60 65	135 135		31 25	75 75	3.6	23 18	45 45	ns	C <sub>L</sub> = 50 pF,
twCP	CP Minimum Pulse Width	125	50		60	21		48	14		ns	R <sub>L</sub> = 200 kΩ
twPL	PL Minimum Pulse Width	150	60	Marie	60	21	No.	48	16		ns	Input Transition
twMR	MR Minimum Pulse Width	150	60		60	30		48	20	- 1	ns	Times ≤ 20 ns
trec	MR Recovery Time	175	75		70	30		56	20	T. Ba	ns	
trec	PL Recovery Time	150	62		60	24		48	17		ns	
t <sub>s</sub>	Set-Up Time, UP/DN to CP Hold Time, UP/DN to CP	325 0	145 -90		140	55 -35		110	38 -25		ns	
t <sub>s</sub>	Set-Up Time, CE to CP Hold Time, CE to CP	275 0	118 -40		120	49 -15		96	33 -10		ns	4-0
t <sub>s</sub>	Set-Up Time, P <sub>n</sub> to PL Hold Time, P <sub>n</sub> to PL	70	29 -40		30	11 -20		24	8 -20		ns	
fMAX	Input Clock Frequency (Note 3)	2	5		5	12		6	15	1	MHz	

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

COLUM



MINIMUM CP WIDTH, SET-UP AND HOLD TIMES, CE TO CP AND UP/DN TO CP



MINIMUM PL AND MR PULSE WIDTH, RECOVERY TIME FOR PL AND MR, AND SET-UP AND HOLD TIMES,  $P_{\rm n}$  TO PL

NOTE:

Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 4518B

## **DUAL 4-BIT DECADE COUNTER**

DESCRIPTION — The 4518B is a Dual 4-Bit Internally Synchronous BCD Counter. Each counter has both an active HIGH Clock Input (CP0) and an active LOW Clock Input (CP1), buffered Outputs from all four bit positions (Q0-Q3) and an active HIGH overriding asynchronous Master Reset Input (MR).

The counter advances on either the LOW-to-HIGH transition of the CP<sub>0</sub> Input if  $\overline{\text{CP}}_1$  is HIGH or the HIGH-to-LOW transition of the  $\overline{\text{CP}}_1$  Input if  $\overline{\text{CP}}_0$  is LOW (see the Truth Table). Either Clock Input (CPO, CP1) may be used as the Clock Input to the counter and the other Clock Input may be used

A HIGH on the Master Reset Input (MR) resets the counter (Q<sub>0</sub>-Q<sub>3</sub> = LOW) independent of the Clock Inputs (CP<sub>0</sub>, CP<sub>1</sub>).

- TYPICAL COUNT FREQUENCY OF 10 MHz AT VDD = 10 V
- TRIGGERED ON EITHER A LOW-TO-HIGH OR A HIGH-TO-LOW TRANSITION
- ASYNCHRONOUS ACTIVE HIGH MASTER RESET
- **BUFFERED OUTPUTS FROM ALL FOUR BIT POSITIONS**
- **FULLY SYNCHRONOUS COUNTING**

1/2 OF A 4518B LOGIC DIAGRAM

VDD = Pin 16

VSS = Pin 8

= Pin Number

## TRUTH TABLE

CP <sub>0</sub>	CP <sub>1</sub>	MR	MODE
5	Н	L	Counter Advances
L	1	L	Counter Advances
1	X	L	No Change
X	5	L	No Change
5	L	L	No Change
Н	1	L	No Change
X	X	Н	Reset (Asynchronous)


= Don't Care L = LOW Level


H = HIGH Level = Positive-Going Transition

= Negative-Going Transition

# (7) OR (15) MR-D-2 OR 10


LOGIC SYMBOLS





VDD = Pin 16 VSS = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pin-outs (Connection Diagram) as the Dual In-line Package.

PIN NAMES

Clock Input (L → H CPOa, CPOb (Triggered) CP<sub>1a</sub>, CP<sub>1b</sub>

Clock Input (H → L Triggered)

MR<sub>a</sub>, MR<sub>b</sub> Q<sub>0a</sub>-Q<sub>3a</sub> Q<sub>0b</sub>-Q<sub>3b</sub>

Master Reset Inputs Outputs Outputs

## DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TED	V	DD = 5	V	V	DD = 1	0 V	V	DD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
STIMBUL	PARAME	IEN	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	I CIVIF	TEST CONDITION.
IDD	Quiescent		Kalifi		20			40			80	MOR / SI	MIN, 25°C	
	Power	XC		0.28	150			300		-	600	μΑ	MAX	All inputs at 0 V
	Supply	V444			5			10		- 1.1	20		MIN, 25°C	or V <sub>DD</sub>
	Current	XM		THE	150			300			600	μА	MAX	

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $F_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)

						LIMIT	S				8 1	
SYMBOL	PARAMETER	V	DD = 5	ίV	V	OD = 1	0 V	V	DD =	15 V	UNITS	TEST CONDITION
SYMBOL	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	TEST CONDITION
<sup>t</sup> PLH	Propagation Delay, CP <sub>0</sub> or CP <sub>1</sub>		220	480		95	210		60	168		
<sup>t</sup> PLH	to Qn		220	480		95	210		60	168	ns	CL = 50 pF,
t <sub>PHL</sub>	Propagation Delay, MR to Ω <sub>n</sub>		220	480		90	210	9.0	60	168	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH <sup>t</sup> THL	Output Transition Time		65 65	135 135		35 35	70 70	1	25 25	45 45	ns	Input Transition Times ≤ 20 ns
t <sub>w</sub> MR	MR Minimum Pulse Width	180	70		70	30		56	20	4-	ns	
t <sub>w</sub> CP	CP <sub>0</sub> or CP <sub>1</sub> Minimum Pulse Width	275	120		120	50		96	35		ns	
t <sub>rec</sub>	MR Recovery Time	40	15		25	5		20	0		ns	
ts	Set-Up Time, CP <sub>0</sub> to CP <sub>1</sub>	275	130		125	57		100	40		ns	
ts	Set-Up Time, CP1 to CP0	275	130	E-TH	125	57	3.75	100	40	SHAE	ns	
f <sub>MAX</sub>	Input Count Frequency (Note 3)	2	4		4	10		5	12	F 72 41	MHz	

### NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.

  4. It is recommended that input rise and fall times to the Clock Input be less than 15 \( \mu \) at V<sub>DD</sub> = 5 V, 4 \( \mu \) at V<sub>DD</sub> = 10 V, and 3 \( \mu \) sat V<sub>DD</sub> = 15 V


## SWITCHING WAVEFORMS





CONDITIONS:  $\overline{\text{CP}_1}$  = HIGH and the device triggers on a LOW-to-HIGH transition at CP<sub>0</sub>. The timing also applies when CP<sub>0</sub> = LOW and the device triggers on a HIGH-to-LOW transition at  $\overline{\text{CP}_1}$ .


Set-up and Hold Times are shown as positive values but may be specified as negative values.

## TYPICAL ELECTRICAL CHARACTERISTICS









# 4519B

# QUAD 2-INPUT MULTIPLEXER


**DESCRIPTION** — The 45198 provides four multiplexing circuits with common selection inputs; each circuit contains two inputs and one output. It may be used to select four bits of information from one of two sources. The A inputs are selected when  $S_A$  is HIGH, the B inputs when  $S_B$  is HIGH. When  $S_A$  and  $S_B$  are HIGH, the output  $(Z_a)$  is the logical Exclusive-NOR of the  $A_n$  and  $B_n$  input  $(Z_n=A_n\otimes B_n)$ . When  $S_A$  and  $S_B$  are LOW, the output  $(Z_n)$  is LOW, independent of the multiplexer inputs  $(A_n$  and  $B_n)$ . The 45198 cannot be used to multiplex analog signals. The outputs utilize standard buffers for best performance.

- . COMMON SELECT INPUTS
- . FULLY BUFFERED OUTPUTS

## TRUTH TABLE


SEL	ECT	INP	UTS	OUTPUT
SA	SB	An	Bn	Zn
Ŀ	L	X	X	L
Н	L	L	X	L
Н	L	Н	X	Н
L	Н	X	L	L
L	Н	X	Н	Н
Н	Н	L	L	Н
Н	Н	L.	Н	L
Н	Н	Н	L	L
Н	Н	Н	н	Н

H = HIGH Level L = LOW Level X = Don't Care



# 

## CONNECTION DIAGRAM DIP (TOP VIEW)



## NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# PIN NAMES SA, SB Select Inputs (Active HIGH) A0-A3, Multiplexer Inputs B0-B3 Z0-Z3 Multiplexer Outputs

## FAIRCHILD CMOS • 4519B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						TEST CONDITIONS
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 15	5 V	UNITS	TEMP	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	0		
	Quiescent Power	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	S						
SYMBOL	PARAMETER	V	DD = E	5 V	VI	OD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS	
	de a la companya de l	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
tPLH	Propagation Delay, S <sub>n</sub> to Z <sub>n</sub>		110			50			40	3322			
tPHL	Fropagation Delay, Sn to Zn		110			50			40		ns	C <sub>L</sub> = 50 pF,	
tPLH	Barrer Dalam A. B. 4-7		110			50			40		No.	R <sub>L</sub> = 200 kΩ	
tPHL	Propagation Delay, A <sub>n</sub> , B <sub>n</sub> to Z <sub>n</sub>		110			50		200	40	1	ns	Input Transition	
tTLH	Output Transition Time		65		2	35			15	The same		Times ≤ 20 ns	
tTHL	Output Transition Time		65			35		0-14	15		ns		

## NOTES:

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

## 7

# **4520B**DUAL 4-BIT BINARY COUNTER

**DESCRIPTION** — The 4520B is a Dual 4-Bit Internally Synchronous Binary Counter. Each counter has both an active HIGH Clock Input (CP<sub>0</sub>) and an active LOW Clock Input ( $\overline{\text{CP}}_1$ ), buffered Outputs from all four bit positions (Q<sub>0</sub>-Q<sub>3</sub>) and an active HIGH overriding asynchronous Master Reset Input (MR).

The counter advances on either the LOW-to-HIGH transition of the CP<sub>0</sub> Input if  $\overline{\mathbb{CP}}_1$  is HIGH or the HIGH-to-LOW transition of the  $\overline{\mathbb{CP}}_1$  Input if CP<sub>0</sub> is LOW (see the Truth Table). Either Clock Input (CP<sub>0</sub>,  $\overline{\mathbb{CP}}_1$ ) may be used as the Clock Input to the counter and the other Clock Input may be used as a Clock Inhibit Input.


A HIGH on the Master Reset Input (MR) resets the counter (Q<sub>0</sub>-Q<sub>3</sub> = LOW) independent of the Clock Inputs (CP<sub>0</sub>,  $\overline{CP}_1$ ).


- TYPICAL COUNT FREQUENCY OF 10 MHz AT VDD = 10 V
- TRIGGERED ON EITHER A LOW-TO-HIGH OR A HIGH-TO-LOW TRANSITION
- ASYNCHRONOUS ACTIVE HIGH MASTER RESET
- . BUFFERED OUTPUTS FROM ALL FOUR BIT POSITIONS
- FULLY SYNCHRONOUS COUNTING

## TRUTH TABLE

CP <sub>0</sub>	CP <sub>1</sub>	MR	MODE
	Н	L	Counter Advances
L	1	L	Counter Advances
1	X	L	No Change
X		L	No Change
$ \bot $	L	L	No Change
Н	1	L	No Change
X	X	Н	Reset (Asynchronous)

X = Don't Care
L = LOW Level
H = HIGH Level
= Positive-Going Transition
= Negative-Going Transition





							LIMITS	3						
SYMBOL	PARAME	TED	V	DD 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
STIVIBOL	FANAIVIE	ICH	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	I CIVIP	TEST CONDITIONS
	Quiescent	У.О			20			40			80		MIN, 25°C	
1	Power	XC			150			300			600	μА	MAX	All inputs at 0 V
IDD	Supply	XM			5			10			20	^	MIN, 25°C	or V <sub>DD</sub>
	Current	AIVI			150			300			600	μΑ	MAX	


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = !	5 V	V	DD = 1	0 V	V	OD = 1	5 V	UNITS	TEST CONDITIONS
ALP AT	0.00.284	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Pronagation Delay, CP <sub>0</sub> or CP <sub>1</sub>		220	480		95	210		60	168		
t <sub>PHL</sub>	to Q <sub>n</sub>		220	480		95	210		60	168	ns	
<sup>t</sup> PHL	Propagation Delay, MR to Qn		220	480		90	210	N TAI	60	168	ns	
<sup>t</sup> RLH	Output Transition Time	100	65	135	101 31	35	70	A PIE	25	45	P. P. HOTO	
THL	Output Transition Time		65	135		35	70	INCOME.	25	45	ns	C <sub>L</sub> = 50 pF,
twMR	MR Minimum Pulse Width	180	70	1688	70	30		56	20	alice P	ns	R <sub>L</sub> = 200 kΩ
twCP	CP <sub>0</sub> or CP <sub>1</sub> Minimum Pulse Width	275	120		120	50		96	35		ns	Input Transition
<sup>t</sup> rec	MR Recovery Time	40	15		25	5		20	0		ns	Times ≤ 20 ns
ts	Set-Up Time, CP <sub>0</sub> to CP <sub>1</sub>	275	130		125	57		100	40		ns	
ts	Set-Up Time, CP <sub>1</sub> to CP <sub>0</sub>	275	130		125	57		100	40		ns	
f <sub>MAX</sub>	Input Count Frequency (Note 3)	2	4		4	10		5	12		MHz	

## NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
  4. It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at V<sub>DD</sub> = 15 V.


## SWITCHING WAVEFORMS





CONDITIONS: CP1 = HIGH and the device triggers on a LOW-to-HIGH transition at  $CP_0$ . The timing also applies when  $CP_0$  = LOW and the device triggers on a HIGH-to-LOW transition at CP1.


Set up and Hold Times are shown as positive values but may be specified as negative values.

## TYPICAL ELECTRICAL CHARACTERISTICS









# 4521B

## 24-STAGE BINARY COUNTER

GENERAL DESCRIPTION - The 4521B is a timing circuit consisting of an on-chip oscillator circuit and a 24-stage binary ripple counter. The device has two Oscillator Inputs (I<sub>1</sub> and I<sub>2</sub>) and two Oscillator Outputs (O<sub>1</sub> and O<sub>2</sub>), Source Connections to the n-channel and p-channel transistors of the oscillator circuit ( $S_N$  and  $S_P$ ), a Master Reset Input (MR) and Data Outputs from the last seven stages of the 24-stage Ripple Counter ( $\Omega_{17}$ – $\Omega_{23}$ ).

The 4521B, as shown in the Block Diagram, may be used with either an external crystal oscillator circuit, an external RC oscillator circuit, or external clock input. Oscillator Output, O2, is available for driving additional external loads. The oscillator circuit may be made less sensitive to variations in the power supply voltage by adding external resistors R<sub>1</sub> and R<sub>2</sub> (See Block Diagram). If these external resistors are not required, Source Connection Sp must be tied to VDD and Source Connection SN must be tied to VSS.

The 24-Stage Ripple Counter advances on the HIGH-to-LOW transition of the clock input with parallel Data Outputs (Q17-Q23) from the last seven stages available.

A HIGH on the Master Reset Input (MR) clears all counter stages, forcing all Parallel Data Outputs  $(\Omega_{17}-\Omega_{23})$  LOW and disables the oscillator circuit, independent of all other inputs. This allows for very low standby power dissipation.

- . ON-CHIP CRYSTAL OSCILLATOR CIRCUIT OR ON-CHIP RC OSCILLATOR CIRCUIT OR EXTERNAL CLOCK INPUT
- MASTER RESET INPUT CLEARS ALL COUNTER STAGES AND DISABLES OSCILLATOR CIRCUIT FOR LOW STANDBY POWER
- EXTERNAL SOURCE CONNECTIONS FOR IMPROVED TIMING STABILITY
- OSCILLATOR OUTPUT AVAILABLE FOR DRIVING EXTERNAL LOADS
- MASTER RESET INPUT FACILITATES DIAGNOSTICS

## **PIN NAMES**


Oscillator Inputs


I<sub>1</sub>, I<sub>2</sub> S<sub>P</sub> S<sub>N</sub> MR Source Connection-to-p-channel transistor Source Connection-to-n-channel transistor

Master Reset Input

01,02 Oscillator Outputs 017-023

Data Outputs





GENERAL DESCRIPTION - The 4522B/4526B is a synchronous Programmable 4-Bit BCD/Binary Down Counter with an active HIGH and an active LOW Clock Input ( $CP_0$ ,  $CP_1$ ), an asynchronous Parallel Load Input (PL), four Parallel Inputs ( $P_0$ - $P_3$ ), a Carry Forward Input (CF), four buffered Parallel Outputs ( $Q_0$ - $Q_3$ ), a Terminal Count Output (TC) and an overriding asynchronous Master Reset Input (MR).

Information on the Parallel Inputs  $(P_0-P_3)$  is loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of all other input conditions except Master Reset Input (MR) which must be LOW. When the Parallel Load Input (PL) and the active LOW Clock Input  $(\overline{CP}_1)$  are LOW, the counter advances on a LOW-to-HIGH transition of the active HIGH Clock Input (CP<sub>0</sub>). When the Parallel Load Input (PL) is LOW and the active HIGH Clock Input (CP $_0$ ) is HIGH, the counter advances on a HIGH-to-LOW transition of the  $\overline{\text{CP}}_1$  Input. The Terminal Count Output (TC) is HIGH when the counter is in the zero state  $(Q_0 = Q_1 = Q_2 = Q_3 = LOW)$  and the Carry Forward Input (CF) is HIGH. A HIGH on the Master Reset Input (MR) resets the counter  $(Q_0 - Q_3 = LOW)$  independent of other input conditions.

- FULLY SYNCHRONOUS PROGRAMMABLE BCD/BINARY DOWN
- CLOCK INPUT EITHER HIGH-TO-LOW OR LOW-TO-HIGH EDGE-TRIGGERED
- ASYNCHRONOUS MASTER RESET
- CASCADABLE
- ASYNCHRONOUS PARALLEL LOAD

### PIN NAMES

PL Parallel Load Input

P<sub>0</sub>-P<sub>3</sub> CF Parallel Inputs

Carry Forward Input Clock Input (L→H Edge-Triggered) CP<sub>0</sub> CP<sub>1</sub> Clock Input (H→L Edge-Triggered)

MR Asynchronous Master Reset Input Terminal Count Output TC

**Buffered Outputs** 00-03


## MODE SELECTION TABLE

MR	PL	CP <sub>O</sub>	CP <sub>1</sub>	MODE
Н	X	X	X	RESET (ASYNCHRONOUS)
L	Н	X	X	PRESET (ASYNCHRONOUS
L	L	5	Н	NO CHANGE
L	L	L	7	NO CHANGE
L	L	7	X	NO CHANGE
L	L	×	5	NO CHANGE
L	L		L	COUNTER ADVANCES
L	L	Н	7	COUNTER ADVANCES


- X = DON'T CARE L = LOW LEVEL
- H = HIGH LEVEL

  POSITIVE GOING TRANSITION


  NEGATIVE GOING TRANSITION




## CONNECTION DIAGRAM DIP (TOP VIEW)




The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package,



LOGIC EQUATION FOR TERMINAL COUNT  $TC = CF \cdot \overline{Q}_0 \cdot (\overline{Q}_1 + \overline{Q}_2 + \overline{Q}_3)$ 



## 4526 LOGIC DIAGRAM



## FAIRCHILD CMOS • 4522B/4526B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (Note 1)


							LIMIT	S			485 76			
SYMBOL	PARAMET	ER	V	DD = 5	V	٧	D = 1	0 V	V	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	xc		16.1	20			40			80		MIN, 25°C	All inputs
la a	Power	AC.			150			300		1	600	μΑ	MAX	at 0 V or V <sub>DD</sub>
'DD	Supply	XM		1	5			10		1	20		MIN, 25°C	
	Current	AIVI	N.	1	150		1	300			600	μΑ	MAX	\

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	S			7		5
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	D = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Section (by)	areas and a second
<sup>t</sup> PLH	Propagation Delay, CP0 or		220			95		HT TO	60	A New	ns	SUPA I IT
t <sub>PHL</sub>	CP₁ to Qn	1818	220			95			60		ns	
<sup>t</sup> PLH	Propagation Delay, CP <sub>0</sub> or	172	240	Mari -		105			66		ns	
<sup>t</sup> PHL	CP <sub>1</sub> to TC		240			105	13.5		66		ns	
<sup>t</sup> PLH	Propagation Delay, CF	1.548	200		17 3	85			53		ns	
<sup>t</sup> PHL	to TC	distribu	200			85		13. 5	53		ns	
<sup>t</sup> PLH	Propagation Delay, PL		220			90			65		ns	
t <sub>PHL</sub>	to Q <sub>n</sub>	Link	220			90	la de la constante de la const	Charles .	65		ns	
<sup>t</sup> PHL	Propagation Delay, MR to Qn		220	65.2	a na	95	12 113	16	60		ns	
<sup>t</sup> TLH	Output Transition	of the same	65	12 1501	File	25	Jihl.	200	18		ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> THL	Time .		65			25	1		18		ns	R <sub>L</sub> = 200 kΩ
trec	MR Recovery Time		15			5			0		ns	Input Transition
t <sub>w</sub> MR	MR Minimum Pulse Width	-	70	E 1934		30	1		20		ns	Times ≤ 20 ns
t <sub>rec</sub>	PL Recovery Time		15			5	1		0		ns	
twPL	PL Minimum Pulse Width		70	and the same		30			20	and the same	ns	
twCP	CP Minimum Pulse Width	of the last	120			50	E I	196-1	35		ns	
t <sub>s</sub>	Set-Up Time, CF to CLOCK		150	-	-	50	and in	E P	35		ns	
th	Hold Time, CF to CLOCK		100			40		No.	25	1	ns	
ts	Set-Up Time, Pn to PL		30			15			10	1	ns	
th	Hold Time, Pn to PL	40	25			10			5	-	ns	
th	Hold Time, CP <sub>0</sub> to CP <sub>1</sub>		130			57		E TER	40		ns	
th	Hold Time, $\overline{\text{CP}}_1$ to $\text{CP}_0$		130	143.41	14 18	57	10.10	MIT TO	40		ns	
f <sub>MAX</sub>	Input Count Frequency (Note 3)		4	100		10			12		MHz	


- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   It is recommended that input rise and fall times to the Clock input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

## SWITCHING WAVEFORMS




MIMIMUM CP $_0$ , PL AND MR PULSE WIDTH, RECOVERY TIME FOR PL AND MR, AND SET-UP AND HOLD TIMES, P $_{\rm n}$  TO PL

 $\begin{array}{ll} \hline \textbf{CONDITIONS:}\overline{CP}_1 = LOW \ \ \text{and} \ \ \text{the device triggers on a} \\ LOW\text{-to-HIGH transition at } CP_0. \ \ \text{The timing also applies} \\ \hline \text{when } CP_0 = \text{HIGH and the device triggers on a HIGH-to-LOW transition at } \overline{CP}_1. \ \ \text{MR} = PL = LOW. \\ \hline \end{array}$ 




HOLD TIMES, CPO TO CP1 AND CP1 TO CPO



SET UP AND HOLD TIMES, CF TO CPO

 $\begin{array}{ll} \textbf{CONDITIONS}.\overline{CP}_1 = \text{LOW} \text{ and the device triggers on a} \\ \textbf{LOW-to-HIGH transition at CP}_0. \text{ The timing also applies} \\ \textbf{when CP}_0 = \textbf{HIGH} \text{ and the device triggers on a HIGH-to-LOW transition at }\overline{CP}_1. \\ \end{array}$ 

NOTE:
Set up and Hold Times are shown as positive values but may be specified as negative values.



# 4527B

## BCD RATE MULTIPLIER

 $\begin{array}{l} \textbf{DESCRIPTION} - \text{The 4527B is a BCD Rate Multiplier with an active LOW Count Enable Input $(\overline{CE})$, and active LOW Output Enable Input $(\overline{EQ})$, and active LOW Output Enable Input $(\overline{E})$, a Clock Input $(CP)$, four Mode Select Inputs $(S_0\cdot S_3)$, a Preset to Nine Input $(P_9)$, an asynchronous Master Reset Input $(MR)$, an active LOW Count Enable Output $(\overline{O_{CE}})$, a Carry Output $(Q_9)$ and True and Complementary Data Outputs $(Q, \overline{Q})$.$ 

When the Master Reset (MR), the Preset to Nine ( $P_9$ ) and the Count Enable ( $\overline{\text{CE}}$ ) Inputs are LOW, the internal Synchronous 4-Bit Decade Counter triggers on a LOW-to-HIGH transition at the Clock Input (CP). As shown in the Truth Table, information present on the Mode Select Inputs ( $S_0$ - $S_3$ ) determines the output pulse rate at the Data Outputs (Q and  $\overline{\text{Q}}$ ). For example, if  $S_3$ = $S_0$ =LOW and  $S_1$ = $S_2$ =HIGH, there will be output pulses at the Data Outputs (Q and  $\overline{\text{Q}}$ ) for every ten input pulses at the Clock Input (CP). Data outputs (Q and  $\overline{\text{Q}}$ ) are synchronized with the HIGH-to-LOW transition at the Clock Input (CP). When the Count Enable Input ( $\overline{\text{CE}}$ ) is HIGH the internal BCD Decade Counter is disabled and no change occurs in the state of the counter.

With the Q Output Enable Input  $(\overline{E_Q})$  LOW, a HIGH on the Output Enable Input  $(\overline{E})$  forces Data Output Q LOW and Complementary Data Output  $\overline{Q}$  HIGH, independent of all other input conditions. A HIGH on the Q Output Enable Input  $\overline{E_Q}$  forces the Data Output Q HIGH, independent of all other input conditions.

The Carry Output  $(Q_g)$  goes HIGH when the two most significant bits of the internal BCD Counter are HIGH and provides one output pulse for every ten input pulses at the Clock Input (CP). The Count Enable Output  $(\overline{O}_{CE})$  goes LOW when either the Count Enable Input  $(\overline{CE})$  is HIGH or the Carry Output  $(Q_g)$  is LOW and provides one output pulse for every ten input pulses at the Clock Input (CP).

With Mode Select Input  $S_3$  LOW, a HIGH on the Master Reset Input (MR) resets the two least significant bits of the internal BCD Counter and forces Data Output  $\overline{Q}$  LOW, Complementary Data Output  $\overline{Q}$  HIGH, Carry Output  $Q_9$  HIGH and Count Enable Output  $\overline{Q}_{CE}$  LOW, independent of Clock Input, CP, Count Enable Input  $\overline{CE}$  and Mode Select Inputs  $S_0$ - $S_2$ . With Mode Select Inputs  $S_3$  HIGH, a HIGH on the Master Reset Input (MR) resets the two least significant bits of the internal BCD Counter and forces Carry Output  $Q_9$  HIGH and Count Enable Output  $\overline{Q}_{CE}$  LOW and provides 10 output pulses at the Data Outputs (Q and  $\overline{Q}$ ) for every 10 input pulses at the Clock Input (CP) independent of Mode Select Inputs  $S_0$ - $S_2$ .

A HIGH on the Preset to Nine Input (Pg) resets the two least significant bits and sets the two most significant bits of the internal BCD Counter and forces Data Output Q LOW, Complementary Data Output  $\overline{Q}$  HIGH, Carry Output  $\overline{Q}_{S}$  LOW and Count Enable Output  $\overline{O}_{CE}$  HIGH independent of the Clock (CP), Count Enable ( $\overline{CE}$ ) and Master Reset (MR) inputs.


4527B applications include performance of arithmetic operations, solution of algebraic and differential equations, generation of logrithms and trigonometric functions A/D and D/A conversion, and frequency synthesis.

- INTERNAL SYNCHRONOUS COUNTERS
- COUNT ENABLE AND OUTPUT ENABLE INPUTS
- TRUE AND COMPLEMENTARY OUTPUTS SYNCHRONIZED WITH THE HIGH-TO-LOW TRANSITION AT THE CLOCK INPUT
- . EASY CASCADING
- MASTER RESET AND PRESET TO NINE INPUTS

### PIN NAMES

1 114 INVINIED	
CE	Count Enable Input (Active LOW)
EQ	Q Output Enable Input (Active LOW)
Ē	Output Enable Input (Active LOW)
CP	Clock Input (L→H Triggered)
S <sub>0</sub> -S <sub>3</sub>	Mode Select Inputs
P <sub>9</sub>	Preset to Nine Input
MR	Master Reset Input
OCE	Count Enable Output (Active LOW)
09	Carry Output
a	Data Output

Complementary Data Output (Active I OW)



## TRUTH TABLE

E				INPUTS								TPUTS	
										0.000	PUT LOG		
s <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	NUMBER OF CLOCK PULSES ON INPUT CP	CE	Ē	EΩ	MR	P <sub>9</sub>	Q	ā	09	OCE
L	L	L	L	10	L	L	L	L	L	L	Н	1	1
L	L	L	Н	10	L	L	L	L	L	1	1	1	1
L	L	Н	L	10	L	L	L	L	L	2	2	1	1
L	L	Н	Н	10	L	L	L	L	L	3	3	1	1.
L	Н	L	L	10	L	L	L	L	L	4	4	1	1
L	Н	L	Н	10	L	L	L	L	L	5	5.	1	1
L	Н	Н	L	10	L	L	L	L	L	6	6	1	1
L	Н	Н	Н	10	L	L	L	L	L	7	7	1	111
Н	L	L	L	10	L	L	L	L	L	8	8	1	1
Н	L	L	Н	10	L	L	L	L	L	9	9	1	1
Н	L	Н	L	10	L	L	L	L	L	8	8	1	1
Н	L	Н	Н	10	L	L	L	L	L	9	9	-1	1
Н	Н	L	L	10	L	L	L	L	L	8	8	1	1
Н	Н	L	Н	10	L	L	L	L	L	9	9	1	1
Н	Н	Н	L	10	L	L	L	L	L	8	8	1	1
Н	Н	Н	Н	10	L	L	L	L	L	9	9	1	1
X	X	X	X	10.	Н	L	L	L	L	may *	*	*	*
X	X	X	X	10	L	Н	L	L	L	L	Н	1	1
Χ	X	X	X	10	L	L	Н	L	L	Н	**	1	1
Н	X	X	X	10	L	L	L	Н	L	10	10	Н	
L	X	X	X	10	L	L	L	Н	L	F.	Н	Н	L
X	X	X	X	10	L	L	L	L	Н	L	н. Н.	L	Н

L = LOW level

H = HIGH level

X = Don't Care

<sup>\*</sup> Output Logic Level Depends upon the Internal State of the Counter

<sup>\*\*</sup> Output is the same as the first 16 lines of the Truth Table with the number of Output pulses depending upon the logic levels at inputs  $S_0$ - $S_3$ 

# 4528B **DUAL RETRIGGERABLE RESETTABLE** MONOSTABLE MULTIVIBRATOR

DESCRIPTION - The 4528B is a Dual Retriggerable Resettable Monostable Multivibrator. Each Multivibrator has an active LOW Input ( $\overline{\mathbb{Q}}$ ), an active HIGH Input ( $\overline{\mathbb{Q}}$ ), an output ( $\overline{\mathbb{Q}}$ ), an output ( $\overline{\mathbb{Q}}$ ), and two pins for connecting the external timing components  $(C_{ext}, C_{ext}/R_{ext})$ . An external timing capacitor must be connected between  $C_{ext}$  and  $C_{ext}/R_{ext}$  and an external resistor must be connected between  $C_{ext}/R_{ext}$  and  $V_{DD}$ .

A HIGH-to-LOW transition on the  $\overline{l_0}$  Input when the  $l_1$  Input is LOW or a LOW-to-HIGH transition on the  $l_1$  Input when the  $\overline{l_0}$  Input is HIGH produces a positive pulse (L  $\rightarrow$  H  $\rightarrow$  L) on the Q Output and a negative pulse (H  $\rightarrow$  L  $\rightarrow$  H) on the  $\overline{Q}$  Output if the Clear Direct Input ( $\overline{l_0}$ ) is HIGH. A LOW on the Clear Direct Input  $(\overline{C_D})$  forces the Q Output LOW, the  $\overline{\mathbb{Q}}$  Output HIGH and inhibits any further pulses until the Clear Direct Input (CD) is HIGH.

- RECOMMENDED OPERATING VOLTAGE,  $V_{DD}$  = 4.5 TO 15 V TYPICAL OUTPUT PULSE WIDTH VARIATION  $\pm$  3% AT  $V_{DD}$  = 15 V FROM DEVICE TO
- TYPICAL OUTPUT PULSE WIDTH STABILITY ± 1% OVER -40°C TO +85°C TEMPERATURE RANGE AT VDD = 10 V
- TYPICAL OUTPUT PULSE WIDTH STABILITY  $\pm$  1% AT V  $_{
  m DD}$  = 10 V  $\pm$ 0.25 V RESETTABLE TRIGGER ON EITHER A HIGH-TO-LOW TRANSITION ON  $1_0$  OR A LOW-TO-HIGH TRANSITION ON  $1_0$  OR  $1_0$
- SITION ON I1 COMPLEMENTARY OUTPUTS AVAILABLE
- BROAD TIMING RESISTOR RANGE, 5 k $\Omega$  TO 2 M $\Omega$
- OUTPUT PULSE WIDTH INDEPENDENT OF DUTY CYCLE WITH A WIDE 26 ns TO ∞ RANGE

## PIN NAMES

10a, 10b 1<sub>1a</sub>, 1<sub>1b</sub> CDa, CDb  $\overline{Q}_a, \overline{Q}_b$   $\overline{Q}_a, \overline{Q}_b$ Cexta, Cextb Cext/Rexta, Cext/Rextb Input (H→L Triggered) Input (L→H Triggered) Clear Direct (Active LOW) Input Complimentary (Active LOW) Output **External Capacitor Connections** 

External Capacitor/Resistor Connections

## TRUTH TARLE


				10
	Ī <sub>0</sub>	11	CD	OPERATION
	H→L	L	Н	Trigger
	Н	L→H	Н	Trigger
۱	X	X	L	Reset

= HIGH Level

= LOW Level

H→L = HIGH-to-LOW Transition L→H = LOW-to-HIGH Transition

X = Don't Care



## **OPERATING RULES**

### Timing


- 1. An external resistor ( $R_t$ ) and external capacitor ( $C_t$ ) are required as shown in the Logic Diagram. The value of  $R_t$  may vary from 5 k $\Omega$  to 2 M $\Omega$ .
- 2. The value of C<sub>t</sub> may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to V<sub>DD</sub>/R<sub>t</sub> the timing diagrams may not represent the pulse width obtained.
- 3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 2 (14) and the (-) terminal to pin 1 (15), Pin 2 (14) will remain positive with respect to pin 1 (15).
- 4. The output pulse width can be determined from the pulse width versus C, or R, graphs (Figures 1 and 2).
- 5. To obtain variable pulse width by remote trimming, the following circuit is recommended:



- 6. Under any operating condition, C<sub>t</sub> and R<sub>t</sub> (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- V<sub>DD</sub> and ground wiring should conform to good high frequency standards so that switching transients on V<sub>DD</sub> and ground pins do not cause interaction between one shots. Use of a 0.01 to 0.1 μF bypass capacitor between V<sub>DD</sub> and ground located near the 4528B is recommended.
- 8. To minimize noise problems, it is recommended that pin 1 and pin 15 be tied externally to  $V_{SS}$ .

## Triggering

- 1. The minimum negative pulse width into  $\overline{l_0}$  is 32 ns at  $V_{DD}$  = 10 V and the minimum positive pulse width into  $l_1$  is 32 ns at  $V_{DD}$  = 10 V.
- When non-retriggerable operation is required, i.e., when input triggers are to be ignored during a quasi-stable state, input latching is used to
  inhibit retriggering. The device does not retrigger if an additional trigger input occurs while the capacitor is discharging in response to the
  initial trigger input.



3. An overriding active LOW level Clear Direct (\$\overline{C\_D}\$) is provided on each multivibrator. By applying a LOW to the \$\overline{C\_D}\$, any timing cycle can be terminated or any new cycle inhibited until the LOW Clear Input is removed. Trigger inputs will not produce spikes in the output when the Clear Direct Input is held LOW. A new cycle initiated less than 200 ns after removal of a Clear Direct Input (\$\overline{C\_D}\$) will not have a standard output pulse width.

7


	conome	1611		DD-	o v	'	DD -	UV	V	DD =	15 V	UNITS	TEMP	TEST CONDITIONS
	100 ACME (1517)		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	in Lucien	p this talk	nesses dimentiles and a fe
	Quiescent				20			40			80		MIN. 25°C	Cext/Rext = VDD
	Power	XC	10000	THE SE	150	Marie .	1	300			600	μА	MAX	All other inputs
1DD	Supply				5			10		The state of the	20		MIN. 25°C	at 0 V or V <sub>DD</sub>
	Current	XM	1		150			300		100	600	μА	MAX	on the little little little

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 3)

						LIMIT	S					
SYMBOL	PARAMETER	1	DD = !	5 V	1	V <sub>DD</sub> =	10 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{l_0}$ to $\overline{Q}$		205 205	335 335	d all	90 90	130 130		60 60	104 104	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\frac{1}{1}$ to $\overline{Q}$		205 205	335 335		90 90	130 130		60 60	104 104	ns	$C_L = 50 \text{ pF, } R_L = 200 \text{ k}\Omega, \text{Input Transition Times} \leq 20 \text{ ns}$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{C_D}$ to $\overline{Q}$		145 145	230 230		60 60	85 85		40 40	68 68	ns	$R_t = 5 k\Omega \text{ to 2 MS}$ Any $C_t$
<sup>t</sup> TLH <sup>t</sup> THL	Output Transition Time		70 70	135 135		32 32	70 70	The same	22 22	45 45	ns	toreso ster rebuit. A contate aces etwanseless gay. 3
t <sub>rec</sub>	CD Recovery Time (Note 1)	-50	-90	24190	-20	-37	A	0	-25		ns	Market noticempan
two O	To Minimum Pulse Width (LOW)	70	45		32	24	These day	26	20		ns	Carlo Managarine D.S A
tw11	I <sub>1</sub> Minimum Pulse Width (HIGH)	70	45		32	24		26	20		ns	
$t_W \overline{C_D}$	CD Minimum Pulse Width	65	45		32	26		26	21		ns	
t <sub>w</sub> Q	Q Minimum Output Pulse Width		300	500	R <sub>t</sub> = 5	200 kΩ, C.	400 t = 15 p	F	150	300	ns	
t <sub>w</sub> Q	Q Output Pulse Width	4.35	6.25	8 F	4	5.3 kΩ, C,	6.6	4 pF	5	6	μs	
\t	Change in Q Output Pulse Width over Temperature	DING	±2	±10	T <sub>A</sub> =	±1 -40°C	±7	°C	±1	±5	%	gravagent Jan mananta s/1 J
۸t	Change in Q Output Pulse Width over VDD	VDI	±2	±4	VDD	±1 = 10 V	±2 ±.25 V	V <sub>DD</sub> =	±1	±2	%	inintegeren et hanne ungsi anggraf badani
t <sub>s</sub>	Set-Up Time, $\overline{C_D}$ to $\overline{I_0}$ or $I_1$ (To prevent change in output)	20	5		-25	- 45		-25	-35		ns	
R <sub>t</sub>	External Timing Resistor Any VDD				5		2000				kΩ	
Ct	External Timing Capacitor	1			11/2/19	No Lim	nits				μF	The State of the S

- 1. The 4528B device does not retrigger if an additional trigger input occurs while the capacitor is discharging in response to the initial trigger input.
- an annual series of the series
- 4. Additional D. C. Characteristics are listed in this section under Fairchild 4000B Series CMOS Family Characteristics.
- To minimize power dissipation unused multivibrators should have the Cextl Rext Connection tied to VDD, the Cext Connection tied to VSS and all other inputs tied to either VDD or VSS.
- 6. It is recommended that Input Rise and Fall Times to inputs  $\overline{l_0}$  and  $l_1$  be less than 15  $\mu$ s at  $V_{DD}$  = 5V, 4  $\mu$ s at  $V_{DD}$  = 10V and 3  $\mu$ s at  $V_{DD}$  = 15V.

## TYPICAL ELECTRICAL CHARACTERISTICS



TYPICAL OUTPUT PULSE WIDTH VERSUS R<sub>t</sub> AND C<sub>t</sub>

1000

TA = 25°C

VDD = 5 V
CL = 15 pF

Residue 100

Residue

100

FIGURE 1.


FIGURE 2.

1000


twQ - OUTPUT PULSE WIDTH - ns

10,000

## AC WAVEFORMS



 $\frac{\text{Set-up Time, }\overline{C_D} \text{ to }\overline{I_0} \text{ or } I_1. \text{ Recovery Time for } \overline{C_D} \text{ and Minimum } \overline{C_D} \text{ Pulse Width.}$ 



Minimum  $\overline{l}_0$  or  $l_1$  Pulse Width and Minimum Output Pulse Width.

NOTE: Set-up Time and Recovery Time are shown as Positive values, but may specified as Negative values.

## **APPLICATIONS**

The 4528B Monostable Multivibrator has its pulse width determined by an externally supplied Resistor-Capacitor network. A two step procedure is suggested for determing the proper  $R_1C_1$  combination (Equation 1) for a specific pulse width.

The first step is to choose a capacitor. Figure 1 shows pulse width versus resistor value with the capacitor value as the running parameter. A capacitor value is chosen so that the approximate resistor value is between  $20~\mathrm{k}\Omega$  and  $2~\mathrm{M}\Omega$ . Once the capacitor is determined, the timing constant (K) is found from Figure 3 for a specific  $V_{DD}$ . The resistor value is then determined from Equation 2. If the resistor value is less than  $20~\mathrm{k}\Omega$  the timing constant should be increased by 20% and the resistor value re-calculated. The resistor must be larger than  $5~\mathrm{k}\Omega$ .

No upper limit on the capacitor is required. If a large value of  $R_{\tau}$  and  $C_{\tau}$  are to be used the timing between pulses or duty cycle, must be sufficiently low that the capacitor fully charges to  $V_{DD}$ . Large capacitor values must be sufficiently low in leakage that the resistor value can supply the leakage of the capacitor and still charge the capacitor close to  $V_{DD}$ .

## EXAMPLE:

Three pulse widths of 0.1, 1, and 10 ms are to be generated with the 4528B using a single capacitor.

From Figure 1 a capacitor value between 0.01 and .1 uF would be reasonable. A 0.022 µF capacitor is the only capacitor that is available.

The timing constant for a 0.022  $\mu F$  at 10 V V DD is found from Figure 3 to be approximately 0.3.

Pulse Width	Rt
0.1 ms	15.1 kΩ
1 ms	151.1 kΩ
10 ms	1.51 MΩ

	Pulse Width	$\underline{R_t}$	
	0.1 ms	12.5 kΩ	K = .36

Equati	ion 1:	$P.W. = KR_tC_t$
Equati	ion 2:	P.W. = R <sub>t</sub> KC <sub>t</sub>
P.W.	=	Pulse Width (seconds)
K	=	Timing Constant
Ct	=	Capacitance (Farads)

Resistance (ohms)




Fig. 3.

## Ш

# 4531B 13-INPUT PARITY CHECKER GENERATOR

DESCRIPTION — The 4531B is a 13-Input Parity Checker/Generator with 13 Parity Inputs ( $^{1}0^{-1}1_{2}$ ) and a Parity Output (Z). When the number of Parity Inputs that are HIGH is even, the Output (Z) is LOW. When the number of Parity Inputs that are HIGH is odd, the Output (Z) is HIGH. For words of 12 bits or less, the Output (Z) can be used to generate either odd or even parity by appropriate termination of the unused Parity Input (s). For words of 14 or more bits, the devices can be cascaded by connecting the output (Z) of one device to any Parity Input ( $^{1}0^{-1}1_{2}$ ) of another device. When cascading devices, it is recommended that the Output (Z) of one device be connected to the  $^{1}1_{2}$  input of the other device since there is less delay to the Output (Z) from the  $^{1}1_{2}$  input than from any other Input ( $^{1}0^{-1}1_{1}$ ).

- VARIABLE WORD LENGTH
- . FULLY BUFFERED OUTPUT (ACTIVE HIGH)
- . PARITY INPUTS (ACTIVE HIGH)

PIN NAMES

10-112

FUNCTION


Parity Inputs Buffered Output

## TRUTH TABLE

	INP	UTS	OUTPUT	
10 11	12 13 14 15 16	17 18 19 110 111 112	Z	
	All Thirteen	Inputs LOW	L	
	Any One	Input HIGH	Н	
	Any Two	Inputs HIGH	L	
	Any Three	Inputs HIGH	Н	
	Any Four	Inputs HIGH	L	
	Any Five	Inputs HIGH	Н	
	Any Six	Inputs HIGH	L	
	Any Seven	Inputs HIGH	Н	
	Any Eight	Inputs HIGH	Lon	
	Any Nine	Inputs HIGH	Н	
	Any Ten	Inputs HIGH	L	
	Any Eleven	Inputs HIGH	н	
	Any Twelve	Inputs HIGH	L	
	All Thirteen	Inputs HIGH	Н	

L = LOW Level

H = HIGH Level








NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



## DC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0 \text{ V}$ (See Note 1)

							LIMITS	3						
SYMBOL	PARAMETE	ER	٧	DD = 5	5 V	VD	D = 1	0 V	VD	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	Quiescent			20			40			80	_	MIN, 25°C	
	Power	XC			150			300	DO F		600	μΑ	MAX	All inputs at 0 V
DD	Supply	XM			5			10			20	Λ.	MIN, 25°C	or V <sub>DD</sub>
	Current	VIVI			150			300			600	μΑ	MAX	

## AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	7020	
t <sub>PLH</sub>	Propagation Delay, I <sub>0</sub> -I <sub>11</sub> to Z		195	500		80	225	JEST X IS	55	180	ns	
<sup>t</sup> PHL			195	500		80	225		55	180	ns	C <sub>L</sub> = 50 pF,
t <sub>PLH</sub>	Propagation Delay, I <sub>12</sub> to Z		115	300		50	135	TUE CO	35	109	ns	R <sub>L</sub> = 200 kΩ
tPHL	e de la		115	300		50	135		35	109	ns	Input Transition
tTLH .	Output Transition Time		65	135		35	75		15	45	ns	Times ≤ 20 ns
THL		180.00	65	135		35	75		15	.45	ns	

NOTES:

1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# 4532B 8-INPUT PRIORITY ENCODER

DESCRIPTION - The 4532B is an 8-Input Priority Encoder with eight active HIGH Priority Inputs (I<sub>0</sub>-I<sub>7</sub>), three active HIGH Address Outputs (A<sub>0</sub>-A<sub>2</sub>), an active HIGH Enable Input (E<sub>In</sub>), an active HIGH Enable Output (E<sub>Out</sub>) and an active HIGH Group Select Output (GS).

Data is accepted on the eight Priority Inputs  $(I_0-I_7)$ . The binary code corresponding to the highest Priority Input  $(I_0-I_7)$  which is HIGH is generated on the Address Outputs  $(A_0-A_2)$  if the Enable Input (Ein) is HIGH. Priority Input I7 is assigned the highest priority. The Group Select output (GS) is HIGH when one or more Priority Inputs ( $I_0$ - $I_7$ ) and the Enable Input ( $E_{In}$ ) are HIGH. The Enable Output ( $E_{Out}$ ) is HIGH when all the Priority Inputs ( $I_0$ - $I_7$ ) are LOW and the Enable Input ( $E_{In}$ ) is HIGH. The Enable Input ( $E_{In}$ ) when LOW, forces all Outputs ( $A_0$ - $A_2$ , GS,  $E_{Out}$ ) LOW.

- . ACTIVE HIGH PRIORITY INPUTS
- CASCADABLE

## PIN NAMES

10-17 Priority Inputs Enable Input EIn Eout Enable Output Group Select Output GS A0-A2 Address Outputs

### TRUTH TABLE


			- 11	NPUTS					F.	0	UTPUT	S	
EIn	17	16	15	14	13	12	11	10	GS	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Eout
L	X	X	X	X	X	X	X	X	L	L	L	L	L
н	L	L	L	L	L	L	L	L	L	L	L	L	Н
Н	Н	X	X	X	X	X	X	X	Н	Н	Н	Н	L
н	L	Н	X	X	X	X	X	X	Н	Н	Н	L	L
H	L	L	н	X	X	X	X	X	Н	Н	L	Н	L
Н	L	L	L	Н	X	X	X	X	Н	Н	L	L	L
Н	- L	L	L	L	Н	X	X	X	Н	L	Н	Н	L
Н	L	L	L	L	L	Н	X	X	Н	L	Н	L	L
Н	L	L	L	L	L	L	Н	X	Н	L	Ł	Н	L
Н	L	L	L	L	L	L	L	Н	Н	L	L	L	L

X = Don't Care (Either HIGH or LOW)

L = LOW Level


H = HIGH Level

## LOGIC SYMBOL




V<sub>DD</sub> = Pin 16 VSS = Pin 8

## CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

## LOGIC DIAGRAM



## FAIRCHILD CMOS • 4532B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMITS	3	400						
SYMBOL	DADAME	PARAMETER V <sub>DD</sub> = 5		5 V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS		
STIVIBUL	PANAIVIE	IEN	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	I EIVIF	TEST CONDITIONS	
	Quiescent			gar.	20	TO TO	TY	40			80	14.3	MIN, 25°C		
	Power	XC			150			300			600	μА	MAX	All inputs at 0V	
IDD	Supply	XM			5			10		1	20		MIN, 25°C	or V <sub>DD</sub>	
	Current	XIVI		- unit	150			300			600	μΑ	MAX		

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_{A} = 25^{\circ}$ C (See Note 2)

		A STATE				LIMIT					publica.	
SYMBOL	PARAMETER	V	DD =	5 V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	E T. 12.10	er in a supar pr
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, E <sub>In</sub> to E <sub>Out</sub>	ing of E	85 85	200 200		45 45	90 90		35 35	70 70	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, E <sub>In</sub> to GS	12	65 65	150 150		35 35	70 70	i pa i	25 25	56 56	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, E <sub>In</sub> to A <sub>n</sub>		70 70	200	L Mest	35 35	90		30 30	70 70	ns	$R_L = 200 \text{ k}\Omega$ Input Transition
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I <sub>n</sub> to A <sub>n</sub>		70 70	200 200		35 35	90 90	1000	30 30	70 70	ns	Times ≤ 20 ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I <sub>n</sub> to GS	1-32	75 70	200 200		40 35	90 90		31 28	70 70	ns	
<sup>t</sup> TLH <sup>t</sup> THL	Output Transition Time		65 65	135 135		35 35	75 75		15 15	45 45	ns	FIRST STEEL

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# 4534B

## **REAL TIME 5-DECADE COUNTER**

**DESCRIPTION** — The 4534B is a Real Time 5-Decade Counter. Consisting of five BCD Ripple Counters with their respective outputs multiplexed via a non-chip Scan Counter and a Quad 5-Input Multiplexer. Select Inputs ( $S_0$  and  $S_1$ ) and the associated control logic provide for four different modes of operation as shown in the Mode Selection Table. An error detection circuit with programmable time delay is also included to facilitate input signal diagnostics. The 4534B is specifically designed for applications in real time or event counters where continual updating and multiplexed displays are used.

The 5-Decade BCD Ripple Counter advances on a LOW-to-HIGH transition at the Clock Input (CP). An error detection circuit searches for a logic transition on Clock Input  $\overline{\text{CP}}$  that is complementary to the logic transition on Clock Input  $\overline{\text{CP}}$ . Whenever, a LOW-to-HIGH transition at  $\overline{\text{CP}}$  is not accompanied by a HIGH-to-LOW transition at  $\overline{\text{CP}}$  (or vice-versa) within a time period determined by the external timing capacitor (C<sub>X</sub>) an error is counted by the error detection circuitry. Three such errors force the Error Output (OE) HIGH. If error detection is not required, Clock Input  $\overline{\text{CP}}$  must be tied to either VDD or VSS and External Capacitor Connections, CX1 and CX2, and Error Output, OE must be left open.

Data Outputs from the five BCD Ripple Counters are fed into a Quad 5-Input Multiplexer. The Scan Counter advances on a LOW-to-HIGH transition at the Scan Counter Clock Input (CPs). Outputs from the Scan Counter feed into the multiplexer selecting, in turn, one of the five BCD digits for time multiplexing to the BCD Counter Outputs (Q0-Q3). Digit Select Outputs (D00-DS4) from the Scan Counter are also available to indicate the selected digit. A HIGH on the Output Enable Input (E0) forces the BCD Counter Outputs (Q0-Q3) to assume a high impedance or "OFF" state, regardless of other input conditions. A HIGH on the Digit Select Output Enable Input (E0Ds) forces the Digit Select Outputs (DS0-DS4) to assume a high impedance or "OFF" state, regardless of other input conditions. A Ripple Carry Output (Cn+4) from BCD Ripple Counter 4 allows for easy cascading. Input  $C_{n+4}$  is HIGH for a single clock period when the outputs from all five BCD Ripple Counters are LOW or when the BCD Counter Master Reset Input (MR) is HIGH. A HIGH on the MR input resets all five BCD Ripple Counters (Q0 = Q1 = Q2 = Q3 = LOW) and initializes all Error Detection (QE = LOW) and Control Logic independent of all other input conditions. A HIGH on the Scan Counter Master Reset Input (MRs) resets the Scan Counter (DS0 = DS1 = DS2 = DS3 = LOW) and DS4 = HIGH) independent of all other inputs.

- 5-DECADE COUNTER WITH DIGIT MULTIPLEXING TO THE OUTPUT
- FOUR OPERATING MODES
- ERROR DETECTION CIRCUIT
- . 3-STATE OUTPUT ENABLES FOR BOTH DIGIT SELECT AND BCD COUNTER OUTPUTS
- ASYNCHRONOUS MASTER RESET FOR BOTH BCD AND SCAN COUNTERS
- FULLY CASCADABLE

## PIN NAMES


S<sub>0</sub>, S<sub>1</sub> Mode Select Inputs
CP, CP True and Complementary BCD Counter Clock Inputs
CP<sub>S</sub> Scan Counter Clock Input

EO Output Enable (Active LOW) Input

EODS Digit Select Output Enable (Active LOW) Input

MR BCD Counter Master Reset Input
MRS Scan Counter Master Reset Input
CX1, CX2 External Capacitor Connections

 $\begin{array}{lll} \mathbf{0_E} & & & & \\ \mathbf{C_{n+4}} & & & \\ \mathbf{DS_0}\text{-DS_4} & & & \\ \mathbf{0_{0}}\text{-Q_3} & & & \\ \mathbf{0_{0}}\text{-COunter Outputs} \end{array}$ 




# DIP (TOP VIEW)



NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



## MODE SELECTION TABLE

			MODE OFFECTION TABLE	
INP	UTS	OUTPUTS FROM RIPPLE	CARRY INPUT TO RIPPLE COUNTER 1	OPERATION
s <sub>0</sub>	S <sub>1</sub>	COUNTER 0		The Marketti
L	L	Normal Counter and Display	At the 9-to-0 transition of Ripple Counter 0	5-Decode BCD Ripple Counter
L	н	Inhibited	Clock Input CP	Test Mode: Clock Input CP directly into Ripple Counters 0, 1 and 4
н	L	Inhibited	At the 4-to-5 transition of Ripple Counter 0	4-Decade Counter with Roundoff at Ripple Counter 0
н	Н	Counts 3, 4, 5, 6, 7 = 5 Counts 8, 9, 0, 1, 2 = 0	At the 7-to-8 transition of Ripple Counter 0	4-Decade Counter with ½ Pence Capability

L = LOW Level

H = HIGH Level

# 4538B DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR

DESCRIPTION — The 4538B is a Dual Precision Retriggerable Resettable Monostable Multivibrator. Each Multivibrator has an active LOW Input  $(\overline{I_0})$ , an active HIGH Input  $(I_1)$ , an active LOW Clear Direct Input  $(\overline{C_D})$ , an Output  $(\Omega)$ , its Complement  $(\overline{\Omega})$  and two pins for connecting the external timing components  $(C_{ext}, C_{ext}|R_{ext})$ . An external timing capacitor must be connected between  $C_{ext}$  and  $C_{ext}/R_{ext}$  and an external resistor must be connected between  $C_{ext}/R_{ext}$  and  $V_{DD}$ .

A HIGH-to-LOW transition on the  $\overline{l_0}$  Input when the  $l_1$  Input is LOW or a LOW-to-HIGH transition on the  $l_1$  Input when the  $\overline{l_0}$  Input is HIGH produces a positive pulse (L  $\rightarrow$  H  $\rightarrow$  L) on the Q Output and a negative pulse (H  $\rightarrow$  L  $\rightarrow$  H) on the  $\overline{Q}$  Output if the Clear Direct Input ( $\overline{C_D}$ ) is HIGH. A LOW on the Clear Direct Input (CD) forces the Q Output LOW, the Q Output HIGH and inhibits any further pulses until the Clear Direct Input (CD) is HIGH.

• RECOMMENDED OPERATING VOLTAGE, VDD = 4.5 TO 15 V

TYPICAL OUTPUT PULSE WIDTH VARIATION ± 0.5% AT VDD = 15V FROM DEVICE TO DEVICE

TYPICAL OUTPUT PULSE WIDTH STABILITY ± 0.5% OVER -40°C TO +85°C TEMPERA-TURE RANGE AT VDD = 10 V

TYPICAL OUTPUT PULSE WIDTH STABILITY ± 0.5% AT VDD = 10 V ± 0.25V

· RESETTABLE

TRIGGER ON EITHER A HIGH-TO-LOW TRANSITION ON TO OR A LOW-TO-HIGH TRANS-SITION ON I

. COMPLEMENTARY OUTPUTS AVAILABLE

OUTPUT PULSE WIDTH INDEPENDENT OF DUTY CYCLE

#### PIN NAMES

10a, 10b 1<sub>1a</sub>, 1<sub>1b</sub> CDa, CDb Qa, Qb  $\overline{Q}_a$ ,  $\overline{Q}_b$ Cexta, Cextb Cext/Rexta, Cext/Rextb Input (H→L Triggered) Input (L→H Triggered) Clear Direct (Active LOW) Input Output Complimentary (Active LOW) Output **External Capacitor Connections** External Capacitor/Resistor Connections

#### TRUTH TABLE


ī <sub>0</sub>	11	C <sub>D</sub>	OPERATION
H→L	L	Н	Trigger
H	L→H	Н	Trigger
X	X	L	Reset

= HIGH Level


L = LOW Level H→L = HIGH-to-LOW Transition

L→H = LOW-to-HIGH Transition

= Don't Care



# DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# 4539B **DUAL 4-INPUT MULTIPLEXER**

DESCRIPTION - The 4539B is a Dual 4-Input Digital Multiplexer with common select logic. Each multiplexer has four Multiplexer Inputs (10-13), an active LOW Enable Input (E) and a Multiplexer Output (Z). When HIGH, the Enable Input (E) forces the Multiplexer Output (Z) of the respective multiplexer LOW, independent of the Select (S<sub>0</sub>, S<sub>1</sub>) and Multiplexer (I<sub>0</sub>-I<sub>3</sub>) Inputs. With the Enable Input  $(\overline{E})$  LOW, the common Select Inputs  $(S_0,S_1)$  determine which Multiplexer Input  $(I_0-I_3)$  on each of the multiplexers is routed to the respective Multiplexer Output (Z).

- COMMON SELECT LOGIC
- ACTIVE LOW ENABLES

#### PIN NAMES

Ioa, I1a, I2a, I3a

Multiplexer Inputs

1<sub>0b</sub>, 1<sub>1b</sub>, 1<sub>2b</sub>, 1<sub>3b</sub>


Select Inputs Enable Inputs (Active LOW) Multiplexer Outputs


 $S_0, S_1$   $\overline{E}_a, \overline{E}_b$   $Z_a, Z_b$ 

#### TRUTH TABLE


-	11	IPUT	S	OUTPUT
	So	S <sub>1</sub>	E	Z
	X	X	Н	L
	L	L	L	10
	L	Н	L	11
	Н	L	L	12
	Н	H	L	13

H = HIGH Level L = LOW Level X = Don't Care





#### CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

							LIMIT	S						
SYMBOL	PARAMETER		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Hale		
	Quiescent	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
DD	Supply	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25$ °C (See Note 2)

	PARAMETER	THE WAY				LIMIT	S				Home	NAME OF STREET COLUMN
SYMBOL		V	V <sub>DD</sub> = 5 V		V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Sine.	THE THE PERSON
<sup>t</sup> PLH	December Delay 1, 4-7		166	375		71	160		51	125	273	esta alpu avatua
tPHL	Propagation Delay, IX to Z		140	350		58	140		40	110	ns	estena i
tPLH	Propagation Delay, Select to Z		210	470	-	88	190		62	150	ns CL	C <sub>L</sub> = 50 pF,
tPHL	· · · · · · · · · · · · · · · · · · ·		210	470		88	190		62	150	115	R <sub>L</sub> = 200 kΩ
tPLH	Propagation Delay, E to Z		120	275		53	110	Tien.	37	85	ns	Input Transition
tPHL .	Propagation Delay, E to Z		118	275		51	110		38	85	115	Times ≤ 20 ns
<sup>t</sup> TLH	Output Transition Time		76	135		39	75	E.S.	29	45	ns	
tTHL			66	135		30	75		22	45	115	

#### NOTES:

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# BCD TO 7-SEGMENT LATCH/DECODER/DRIVER FOR LIQUID CRYSTALS

DESCRIPTION - The 4543B is a BCD to 7-Segment Latch/Decoder/Driver for Liquid Crystal Displays with four Address Inputs ( $A_0$ - $A_3$ ), a Latch Enable Input (EL), a Blanking Input ( $I_B$ ), a Clock Control Input (CP), and seven Segment Outputs (a-g).

When the Latch Enable Input (EL) is HIGH, the state of the Segment Outputs (a-g) is determined by the data on the four Address Inputs (A<sub>0</sub>-A<sub>3</sub>) and the Clock Control Input (CP). For driving Liquid Crystal Displays, a square wave must be applied to the CP input and to the electrically common backplane of the display. For common Cathode LED displays a LOW logic level must be applied to the CP input. For common anode LED displays a HIGH logic level must be applied to the CP input. When the Latch Enable Input (EL) goes LOW, the last data present at the address Inputs (A<sub>0</sub>-A<sub>3</sub>) is stored in the latches and the Segment Outputs (a-g) remain stable.

A HIGH on the Blanking Input (IB) forces all Segment Outputs (a-g) LOW. The Blanking Input (IB) does not affect the latch circuit.

- BLANKING INPUT
- MULTIPLEXING CAPABILITY
- LCD DISPLAY OR COMMON ANODE OR COMMON CATHODE LED DISPLAY CAPABILITY
- BLANKING ON ALL ILLEGAL INPUT COMBINATIONS

#### PIN NAMES


A <sub>0</sub> -A <sub>3</sub>	Address (Data) Input:
EL	Latch Enable Input
I <sub>B</sub>	Blanking Input
CP	Clock Control Input
a-g	Segment Outputs

#### TRUTH TABLE

		1	NPUT	S							OUT	PUTS	3	
CP*	EL	IB	А3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	а	b	С	d	е	f	g	DISPLAY
L	Х	Н	X	X	X	X	L	L	L	L	L	L	L	BLANK
L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
L	Н	L	L	L	L	. н	L	Н	Н	L	L	L	L	1
L	Н	L	L	L	Н	L	Н	Н	L	Н	Н	L	Н	2
L	Н	L	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	3
L	Н	L	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
L	Н	L	L	Н	L	Н	Н	L	Н	Н	L	Н	Н	5
L	Н	L	L	Н	Н	L	Н	L	Н	Н	Н	Н	Н	6
L	Н	L	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
L	Н	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
L	Н	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	9
L	Н	L	Н	L	Н	L	L	L	L	L	L	L	L	BLANK
L	Н	L	Н	L	Н	Н	L	L	L	L	L	L	L	BLANK
L	Н	L	Н	Н	L	L	L	L	L	L	L	L	L	BLANK
L	Н	L	Н	Н	L	Н	L	L	L	L	L	L	L	BLANK
L	Н	L	Н	Н	Н	L	L	L	L	L	L	L	L	BLANK
L	Н	L	Н	Н	Н	Н	L	L	L	L	L	L	L	BLANK
L	L	L	X	X	X	X	< **					**		
Н	***	***	***			Inverse of the above Output Combinations						ations	Display as Above	

- H = HIGH Level
- L = LOW Level
- X = Don't Care
- \* = For Liquid Crystal displays a square wave is applied to CP. For common cathod Light Emitting Diode displays a LOW logic level is applied to CP. For common anode Light Emitting Diode
- displays a HIGH logic level is applied to CP.

  \*\* = Depends upon the BCD Code applied during the HIGH-to-LOW transition of EL.




#### CONNECTION DIAGRAM DIP (TOP VIEW)



Note: The flatpack version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### NUMERICAL DESIGNATIONS



\* \* \* = The above combinations of logic levels.

# 4553B

## 3-DIGIT BCD COUNTER

FAIRCHILD CMOS LSI

DESCRIPTION — The 4553B is a 3-Digit Internally Synchronous BCD Counter with three synchronously cascaded BCD Counters, three Quad Latches, a Quad 3-Input Multiplexer, and an internal Scan Oscillator and Scan Counter for internal multiplexer selection.

The device has an active LOW Clock Input  $(\overline{\text{CP}_0})$  and an active HIGH Clock Input  $(\text{CP}_1)$ , an active LOW Latch Enable Input  $(\overline{\text{EL}})$ , two External Capacitor Connections  $(C_{xa}, C_{xb})$ , a Master Reset Input (MR), three active LOW Digit Select Outputs  $(\overline{\text{DSO}_0} \cdot \overline{\text{DSO}_2})$ , four Data Outputs  $(\overline{\text{Q}_0} \cdot \overline{\text{Q}_3})$  and a Terminal Count Output (TC).


The three synchronously cascaded BCD Counters advance on either the HIGH-to-LOW transition of the CP0 Input if CP0 is LOW or the LOW-to-HIGH transition of the CP1 Input if CP0 is HIGH Either Clock Input (CP0 or CP1) may be used as the Clock Input to the counters and the other Clock Input may be used as a Clock Inhibit Input provided certain constraints are observed. If CP1 is used or an inhibit input, it should go HIGH while  $\overline{CP0}$  is LOW; otherwise, the LOW-to-HIGH transition of CP1 will be interpreted as a clock and the counter will advance. Similarly, if  $\overline{CP0}$  is used as an inhibit input, it should go LOW only when CP1 is HIGH. A Quad Latch at the output of each of the three BCD Counters allows storage of any given count with the Latch Enable Input ( $\overline{EC0}$ ) HIGH. Outputs from the three Quad Latches are fed into a Quad 3-Input Multiplexer. An external capacitor ( $\overline{CC0}$ ) cive between the External Capacitor Connections ( $\overline{CC0}$ ) counters allows the three Quad Latches are fed into a Quad 3-Input Multiplexer. Thus, determines the frequency of an on-chip Scan Oscillator. The output of the Scan Oscillator is fed into a Scan Counter which provides one of three Select Inputs to the Quad 3-Input Multiplexer. Thus, data at the outputs of each of the three Quad Latches is internally time division multiplexed, providing one digit at a time at the four Data Outputs ( $\overline{CC0}$ ). The frequency of the multiplex operation may be determined by either  $\overline{CC0}$  or an external clock. Active LOW Digit Select Outputs ( $\overline{CC0}$ )  $\overline{CC0}$  or  $\overline{CC0}$  are provided for display control. A Terminal Count Output ( $\overline{CC0}$ ) is provided for cascading 45538 devices. TC is HIGH when the state of the counters is .999 ( $\overline{CC0}$ )  $\overline{CC0}$  and  $\overline{CC0}$  and  $\overline{CC0}$  and  $\overline{CC0}$  inhibits the Scan Oscillator and initializes the Scan Counter ( $\overline{CC0}$ )  $\overline{CC0}$  and  $\overline{CC0}$  and forces all three  $\overline{CC0}$  counters when the Latch Enable Input ( $\overline{CC0}$ ) goes HIGH will be stored in the three Quad Latches independent of all other input conditio

The 4553B offers TTL compatible output drive capabilities.

- . TTL COMPATIBLE OUTPUTS
- . ON-CHIP SCAN OSCILLATOR
- TRIGGERED ON EITHER A LOW-TO-HIGH OR A HIGH-TO-LOW TRANSITION
- . INTERNAL TIME DIVISION MULTIPLEXING
- . OUTPUT LATCHES
- . MASTER RESET INPUT
- . FULLY CASCADABLE

#### PIN NAMES

C <sub>xa</sub> , C <sub>xb</sub>	External Capacitor Connections
CPO	Clock Input (H-+L Edge Triggered
CP <sub>1</sub>	Clock Input (L→H Edge Triggered
EL PARTERIALE	Latch Enable Input (Active LOW)
MR	Master Reset Input
DSO <sub>0</sub> , DSO <sub>1</sub> , DSO <sub>2</sub>	Digit Select Outputs (Active LOW
Q <sub>0</sub> -Q <sub>3</sub>	Data Outputs







NOTE


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

INP	UTS	OUTPUTS						
MR	CP <sub>0</sub>	CP <sub>1</sub>	EL	00-03				
L		L	- L	NO CHANGE				
L		L	L	COUNTER ADVANCES				
L	X	Н	X	NO CHANGE				
L	Н		L	COUNTER ADVANCES				
L	Н		L	NO CHANGE				
L	L	X	X	NO CHANGE				
L	X	X	Н	LATCH NOT ENABLED				
Н	X	X	X	RESET (Q0-Q3=LOW)				

H = HIGH Level L = LOW Level

= LOW-to-HIGH Transition = HIGH-to-LOW Transition

X = Don't Care



DC CHARACTERISTICS:	Von as shown	Vcc = 0 V	(See Note 1)

				STIE	min	ı	IMIT	S					ETUR				
SYMBOL	PARAMETE	ER	V	DD = 5	5 V	V <sub>DD</sub> = 10 V		VC	D = 1	15 V	UNITS	TEMP	TEST CONDITIONS				
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		674	CRM			
			3.6			6	15		10		1		MIN, 25°C				
	Output LOW	xc	2	WU	A SEE	3	10		8.4	E.F.			MAX				
	Current For		1.6		1000	2.5	NA.		7			mA	MIN, 25°C				
	All Outputs Except Cexta		3		1 00	6.2	16		19			mA	MAX	Inputs at VSS or VDD per the Logic Function or Truth Table,			
		XM	2.5			5		-	15				MIN, 25°C				
			1.6			3.5			10				MAX				
IOL	0 1 0 0	ut LOW XC	0.23			0.6			1.8				MIN, 25°C	V <sub>OUT</sub> = 0.4 V for V <sub>DD</sub> = 5 V, V <sub>OUT</sub> = 0.5 V for V <sub>DD</sub> = 10 V,			
			0.20	D. M. S.	100	0.5			1.5		30		MAX	and VOUT = 1.5 V for VDD = 15			
	Current For		0.16	JES!	V-n(3)	0.4	IA.		1.2		X	mA	MIN, 25°C	and voor = 1.3 v 101 vbb = 1			
	Cexta		0.5			0.4			0.28			mA	MAX				
	Cexta	XM	1.1		577	0.9	Last Al	W. 12	0.65	1	1	-	MIN, 25°C	- 4			
			4.2			3.4		BOSE	2.4	2-			MAX				
	Quiescent	xc			32.5			65			130	μА	MIN, 25°C	= W			
DD	Power	1 10			250			500			1000	μΑ	MAX	All Inputs at 0 V or VDD			
	Supply	XM			8.75			17.5			35	μА	MIN, 25°C	All imputs at 0 v or v DD			
	Current	ZIVI			250			500			1000	MA	MAX				

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

SYMBOL	Street, And	The same				LIMIT	S						
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	VI	OD = 1	5 V	UNITS	TEST CONDITION	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	YP MAX			
tPLH	Propagation Delay,	I S	540			300			180	FV 15			
tPHL	CP <sub>0</sub> or CP <sub>1</sub> to Q <sub>n</sub>		540		-	300	Pire		180		ns		
tPLH	Propagation Delay,		360	1		240	7		120	5477			
tPHL	CP <sub>0</sub> or CP <sub>1</sub> to TC		360			240			120		ns		
	Brancation Dalor MB to 0		540		1 48	300	Sall 15	100	180				
<sup>t</sup> PHL	Propagation Delay, MR to Qn		540	linere	and the same of	300	-		180		ns		
	Propagation Delay, MR to TC	70000	360	7		240			120				
tPHL	Propagation Delay, Win to 10		360			240			120		ns	0 - 50 - 5	
tTLH	O T		90			42	1		30			C <sub>L</sub> = 50 pF,	
tTHL	utput Transition Time	is all	42			24			18		ns	R <sub>L</sub> = 200 kΩ	
trec	MR Recovery Time		20			15			10		ns	Input Transition	
twMR(H)	MR Minimum Pulse Width (HIGH)		150		MV 38	100			70	3	ns	Times ≤ 20 ns	
twCP	CP <sub>0</sub> or CP <sub>1</sub> Minimum Pulse Width		75			50			35	1	ns		
twEL(L)	EL Minimum Pulse Width (LOW)		40		- 18	25			15	(5, A)	ns		
ts	Set-Up Time, CP <sub>0</sub> to CP <sub>1</sub>		130			57	-		40		ns		
ts	Set-Up Time, CP <sub>1</sub> to CP <sub>0</sub>		130			57	1		40		ns		
ts	Set-Up Time, CP0 or CP1 to EL		150			100	1		50		ns		
fosc	Scan Oscillator Frequency		0.4	F AN		1.2			1.6		Hz/μF		
fMAX	Input Count Frequency (Note 3)		3	-		6	-	mar all a	7	137.38	MHz		

- NOTES:


  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.


  4. It is recommended that input rise and fall times to the Clock Input be less than 15 \(mu\)s at V<sub>DD</sub> = 5 V, 4 \(mu\)s at V<sub>DD</sub> = 10 V, and 3 \(mu\)s at V<sub>DD</sub> = 15 V.






MINIMUM PULSE WIDTHS FOR CP0, CP1 AND MR AND MR RECOVERY TIME

 $\begin{array}{ll} \textbf{CONDITIONS: } \overline{CP_0} = \textbf{HIGH} \ \text{and the device triggers on a} \\ \textbf{LOW-to-HIGH} \ \ \text{transition at CP}_1. \ \ \text{The timing also applies} \\ \textbf{when } \ \ \text{CP}_1 = \textbf{LOW} \ \underline{\textbf{and}} \ \ \text{the device triggers on a HIGH-to-LOW} \\ \textbf{transition at CP}_0. \end{array}$ 



SET-UP TIMES, CP0 TO CP1 AND CP1 TO CP0



SET-UP TIME,  $\overline{\text{CP}_0}$  OR  $\text{CP}_1$  TO  $\overline{\text{E}_L}$  AND MINIMUM  $\overline{\text{E}_L}$  PULSE WIDTH

**CONDITIONS:** CP<sub>1</sub> = LOW and the device triggers on a HIGH-to-LOW transition at  $\overline{\text{CP}_0}$ . The timing also applies when  $\overline{\text{CP}_0}$  = HIGH and the device triggers on a LOW-to-HIGH transition at CP<sub>1</sub>.

NOTE

Set-up and Hold-Times are shown as positive values but may be specified as negative values.

7-207

# 4555B • 4556B

# DUAL 1-OF-4 DECODERS/DEMULTIPLEXERS

**DESCRIPTION** – The 4555B and 4556B are Dual 1-of-4 Decoders/Demultiplexers. Each decoder/demultiplexer has two Address Inputs (A<sub>0</sub>, A<sub>1</sub>), an active LOW Enable Input ( $\overline{E}$ ) and four mutually exclusive Outputs which are active HIGH for the 4555B (O<sub>0</sub>-O<sub>3</sub>) and active LOW for the 4556B ( $\overline{O}_0$ - $\overline{O}_3$ ).

When the 4555B is used as a decoder, the Enable Input  $(\overline{E})$  when HIGH, forces all Outputs  $(O_0 \cdot O_3)$  LOW. When used as a demultiplexer, the appropriate Output is selected by the Data on the Address Inputs  $(A_0, A_1)$  and follows as the inverse of the Enable Input  $(\overline{E})$ . All unselected Outputs are LOW.

When the 4556B is used as a decoder, the Enable Input  $(\overline{E})$  when HIGH forces all Outputs  $(\overline{O}_0 - \overline{O}_3)$  HIGH. When used as a demultiplexer, the appropriate Output is selected by the data on the Address Inputs  $(A_0, A_1)$  and follows the state of the Enable Input  $(\overline{E})$ . All unselected Outputs are HIGH.

- ACTIVE HIGH OUTPUTS FOR THE 4555B AND
- **ACTIVE LOW OUTPUTS FOR THE 4556B**
- OVERRIDING ACTIVE LOW ENABLE


#### PIN NAMES


 Ē
 Enable Input (Active LOW)

 A<sub>0</sub>, A<sub>1</sub>
 Address Inputs

 O<sub>0</sub>-O<sub>3</sub>
 Outputs (Active HIGH − 4555B Only)

 Õ<sub>0</sub>-Õ<sub>3</sub>
 Outputs (Active LOW − 4556B Only)





H = HIGH Level LOW Level X = Don't Care

#### 4555B TRUTH TABLE

Ē	A <sub>0</sub>	Α1	00	01	02	03
L	L	L	н	L	L	L
L	н	L	L	Н	L	L
L	L	Н	L	L	Н	L
L	Н	Н	L	L	L	н
н	X	X	L	L	L	L

#### 4556B TRUTH TABLE

1000	Ē	A <sub>0</sub>	A <sub>1</sub>	ōo	ō <sub>1</sub>	$\bar{o}_2$	ō <sub>3</sub>	
	L	L	L	L	н	Н	Н	
	L	Н	L	Н	L	Н	Н	
	L	L	Н	Н	н	L	н	
100	L	Н	Н	Н	Н	Н	L	
	Н	X	×	н	н	н	н	

			55	LIMITS										
SYMBOL	PARAMETER		V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 10 V		V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS		
-			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	LIS		
-25	Quiescent	xc		14 3	20		THE	40			80		MIN, 25°C	
	Power	AC		19 3	150			300	-		600	μΑ	MAX	All inputs at
IDD	Supply	V			5		a con	10		0.63	20		MIN, 25°C	0 V or V <sub>DD</sub>
1001 101 2	Current	XM	(16	87-4-5	150	Water Born	16 . 24	300		20.	600	μА	MAX	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS}$  = 0 V,  $T_{A}$  = 25°C, 4555B only (See Note 2)


						LIMIT	S						
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEST CONDITIONS	
	A 150 SOFTATIA SOFE	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	G ACT	53A 90.83	
tPLH	Propagation Delay,	100	148	285	11 80	60	145		40	116	AMAG G	ron sneven	
tPHL	Address to Output		127	265		54	120		45	96	ns	C <sub>L</sub> = 50 pF,	
tPLH	Propagation Delay, E to Output		148	315		60	150		40	120		R <sub>L</sub> = 200 kΩ	
tPHL	Propagation Delay, E to Output	133	127	295	100	53	140		40	112	ns	Input Transition	
<sup>t</sup> TLH	Output Transition Time		65	135	100	20	70		25	45		Times ≤ 20 ns	
<sup>t</sup> THL	Output Transition Time		66	135	35	25	70		20	45	ns	Section 2 and 2	


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C, 4556B only (See Note 2)


			LIMITS										
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
tPLH tPHL	Propagation Delay, Address to Output		140 185	225 260	N= TIME	57 68	100 120		40 45	80 96	ns	CL = 50 pF,	
tPLH tPHL	Propagation Delay, E to Output		134 145	225 245		55 58	110 110		40 40	88 88	ns	RL = 200 kΩ Input Transition	
tti H	Output Transition Time		75 77	135 135	1805	37 29	70 70		25 20	45 45	ns	Times ≤ 20 ns	


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### TYPICAL ELECTRICAL CHARACTERISTICS























# 4557B

## 1-TO-64 BIT VARIABLE LENGTH SHIFT REGISTER

**DESCRIPTION** — The 4557B is a 1-to-64 Bit Variable Length Shift Register with two Serial Data Inputs (D<sub>A</sub>,D<sub>B</sub>), a Data Select Input (S<sub>D</sub>), six Register Length Select Inputs (S<sub>1</sub>, S<sub>2</sub>, S<sub>4</sub>, S<sub>8</sub>, S<sub>16</sub> and S<sub>32</sub>), active LOW and active HIGH Clock Inputs ( $\overline{\text{CP}}_0$  and CP<sub>1</sub>), True and Complementary Data Outputs (Q and  $\overline{\text{Q}}$ ) and an overriding asynchronous Master Reset Input (MR).

The 4557B register length is programmable. As shown in the Register Selection Table, any shift register length of between 1 and 64 bits can be selected by applying appropriate logic levels to the Register Length Select Inputs (S $_1$ , S $_2$ , S $_4$ , S $_8$ , S $_16$  and S $_32$ ). Shift register length equals the sum of the 6-bit data word formed by the Register Length Select Inputs (S $_32$ S $_{16}$ S $_8$ S $_4$ S $_2$ S $_1)$  plus one.

With Data Select Input ( $S_D$ ) LOW, information at the Serial Data Input,  $D_B$ , is shifted into the Variable Length Shift Register on either a HIGH-to-LOW transition at  $\overline{CP_0}$  while  $\overline{CP_1}$  is HIGH or a LOW-to-HIGH transition at  $\overline{CP_1}$  while  $\overline{CP_0}$  is LOW. With the Data Select Input ( $S_D$ ) HIGH, information at Serial Data Input  $D_A$ , is shifted into the register on appropriate logic level transitions and logic levels at the Clock Inputs ( $\overline{CP_0}$  and  $\overline{CP_1}$ ) as described above.

True and Complementary Data Outputs (Q and  $\overline{Q}$ ) from the last stage of the variable length shift register are made available.

A HIGH on the Master Reset Input (MR) clears all registers to zero (Q=LOW,  $\overline{\text{Q}}$ =HIGH) independent of all other inputs.


- 1-TO-64 BIT PROGRAMMABLE SHIFT REGISTER
- TRUE AND COMPLEMENTARY DATA OUTPUTS AVAILABLE
- ASYNCHRONOUS MASTER RESET
- TRIGGERS ON EITHER A HIGH-TO-LOW OR LOW-TO-HIGH TRANSITION

Serial Data Inputs


. SERIAL DATA INPUT FROM EITHER OF TWO SOURCES

#### PIN NAMES D<sub>A</sub>,D<sub>B</sub>

SD	Data Select Input
S1,S2,S4,S8,S16,S32	Register Length Select Inputs
S <sub>1</sub> ,S <sub>2</sub> ,S <sub>4</sub> ,S <sub>8</sub> ,S <sub>16</sub> ,S <sub>32</sub> CP <sub>0</sub>	Clock Input (H→L Triggered)
CP <sub>1</sub>	Clock Input (L→H Triggered)
MR	Master Reset Input
0	Data Output
ā	Complementary Data (Active LOW) Output



#### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE: The flatpak version has the same (Connection Diagram) as the Dual In-Line Package.

7

#### REGISTER SELECTION TABLE

	SE	LECT	INPU	TS		REGISTER LENGTH
S <sub>32</sub>	S <sub>16</sub>	s <sub>8</sub>	S <sub>4</sub>	s <sub>2</sub>	s <sub>1</sub>	
L	L	L	L.	L	L	1-BITS
L	L	L	L	L	Н	2-BITS
L	L	L	L	H	L	3-BITS
L	L	L	L	Н	н	4-BITS
L	L	L	Н	L	L	5-BITS
L	L	L	н	L	Н	6-BITS
: (n	and edit	la me		hiimo	All pro	od Sagt. Shift register
н	L	L	L	L	L	33-BITS
Н	L	L	L	L	н	34-BITS
Н	Lusa	L	L	Н	L	35-BITS
	9435 0191	i bad	madi 	11/3	yel pi	titer din 140 operarin loi ed aboxes
н	Н	н	н	L	L	61-BITS
Н	Н	Н	Н	L	Н	62-BITS
Н	Н	Н	Н	Н	L	63 BITS
Н	Н	Н	Н	Н	Н	64-BITS

L = LOW Level

H = HIGH Level

Note: Shift Register Length equals the sum of the Register Length Select Input "Word"  $(S_1,S_2,S_4,S_8,S_{16})$  and  $S_{32}$  plus one.

#### DATA INPUT SELECTION TABLE

	INPUT		DATA INTO THE FIRST STAGE OF THE SELECTED SHIFT REGISTER
SD	DA	DB	E.
L	X	L	
L	X	Н	H
Н	L	X	
Н	Н	X	н

L = LOW Level

H = HIGH Level

X = Don't Care

#### TRUTH TABLE

Γ		INPUTS	ANT HE	Figure Root)
	MR	CP <sub>0</sub>	CP <sub>1</sub>	OPERATION
	L	L	~	NO CHANGE
	L	1	Н	NO CHANGE
	L	Н	×	NO CHANGE
	L	X	L	NO CHANGE
	L	1	Н	SELECTED REGISTER SHIFTS
	L	L	_	SELECTED REGISTER SHIFTS
	Н	X	×	MASTER RESET

L = LOW Level

H = HIGH Level

X = Don't Care

- Positive-Going Transition

# 4560B BCD ADDER

 $\label{eq:decomposition} \mbox{DESCRIPTION} - \mbox{The 4560B is a BCD Adder with two 4-bit Data Inputs (A_0-A_3, B_0-B_3), a Carry Input (C_0), four Sum Outputs (S_0-S_3) and a Carry Output (C_4).$ 


The 4560B uses full lookahead across 4-bits to generate the Carry Output  $(C_4)$ . This minimizes the necessity for extensive "lookahead" and carry-cascading circuits.

In connection with the 4561B, 9's Complementer, a configuration for subtracting two BCD numbers can also be attained.

#### . FULLY CARRY LOOKAHEAD ACROSS FOUR BITS


#### . EASILY CASCADED

PIN NAMES	FUNCTION
A <sub>0</sub> , B <sub>0</sub> , A <sub>1</sub> , B <sub>1</sub>	Data Inputs
A <sub>2</sub> , B <sub>2</sub> , A <sub>3</sub> , B <sub>3</sub>	Data Inputs
c <sub>0</sub>	Carry Input
s <sub>0</sub> -s <sub>3</sub>	Sum Outputs
C <sub>4</sub>	Carry Output





NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



# **4561B**9's COMPLEMENTER

A HIGH on the Enable Input ( $\overline{E}$ ) forces all Data Outputs ( $Z_0$ - $Z_3$ ) LOW regardless of all other input conditions. This allows a logic "zero" on the output. With the Enable Input ( $\overline{E}$ ) LOW and Mode Control Input,  $S_0$ , LOW or Mode Control Input,  $\overline{S}_1$ , HIGH, information on the Data Inputs ( $A_0$ - $A_3$ ) is presented on the Data Outputs ( $Z_0$ - $Z_3$ ). With the Enable Input ( $\overline{E}$ ) LOW, Mode Control Input,  $S_0$ , HIGH and Mode Control Input,  $\overline{S}_1$ , LOW information on the Data Outputs ( $Z_0$ - $Z_3$ ) is the 9's Complement of information on the Data Inputs ( $A_0$ - $A_3$ ).

When used in conjunction with the 4560B, BCD Adder, the Mode Control Input,  $S_0$ , (or  $\overline{S}_1$ ) of the 4561B is used as an active HIGH (or active LOW) Subtract Control Input while  $\overline{S}_1$  is LOW (or  $S_0$  is HIGH).

- . USED IN CONJUNCTION WITH THE 4560B, BCD ADDER
- TRUE OUTPUT FOR BCD ADDITION OR 9'S COMPLEMENT OUTPUT FOR BCD SUBTRACTION
- . ACTIVE LOW ENABLE INPUT FOR "ZERO" OUTPUT FUNCTION

#### PIN NAMES

A<sub>0</sub>-A<sub>3</sub>


S<sub>0</sub>, S<sub>1</sub>

A3 Data Inputs
S. Mode Control


Mode Control Inputs (Active HIGH and LOW)
Enable Input (Active LOW)

Z<sub>0</sub>.Z<sub>3</sub>

Data Outputs



#### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (connection diagram) as the Dual In-Line package.

#### MODE SELECTION

		INPUTS				OUTPUTS		
140	Ē	s <sub>0</sub>	s <sub>1</sub>	z <sub>0</sub>	Z <sub>1</sub>	z <sub>2</sub>	z <sub>3</sub>	Mode
	н	X	×	L	L	L	L	Zero Output
	L	L	X	Ao	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	True Output
	L	Н	L	A <sub>0</sub>	A <sub>1</sub>	A <sub>1</sub> ·Ā <sub>2</sub> +Ā <sub>1</sub> ·A <sub>2</sub>	$\overline{A}_1 \cdot \overline{A}_2 \cdot \overline{A}_3$	9's Complement Output
II A E	L	X	Н	Ao	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	True Output

L = LOW Level

H = HIGH Level

X = Don't Care

# 4566B

### INDUSTRIAL TIME BASE GENERATOR

**DESCRIPTION** — The 4556B is an Industrial Time Base Generator consisting of a Divide by 10 Ripple Counter, a Divide by 5 or 6 Ripple Counter, and an on-chip Monostable Multivibrator with a fixed output pulse width range.


Both counters advance on a HIGH-to-LOW transition of the appropriate Clock Inputs  $(\overline{\text{CP}}_{a} \text{ and } \overline{\text{CP}}_{b})$  as shown in the Block Diagram. Count Select Input,  $S_{b}$ , controls the counter mode of the Divide by 5/6 Ripple Counter. With  $S_{b}$  LOW this counter operates as a divide by 6 counter and with  $S_{b}$  HIGH it operates as a divide by 5 counter thus permitting stable time generation from either a 50 or 60 Hz time base. Parallel Data Outputs from both ripple counters  $(Q_{0a}\cdot Q_{3a}$  and  $Q_{0b}\cdot Q_{2b})$  are made available in BCD format. A HIGH on the Master Reset Input (MR) resets both counters  $(Q_{0a}\cdot Q_{3a}=Q_{0b}\cdot Q_{2b}=LOW)$  independent of all other inputs.

An on-chip monostable multivibrator is available for ease in generating an automatic master reset signal or for providing clock signals for added frequency stability.

A LOW-to-HIGH transition on the I $_0$  input while the  $\overline{I_1}$  input is LOW or a HIGH-to-LOW transition on the  $\overline{I_1}$  input while I $_0$  is HIGH produces a positive pulse (L $\rightarrow$ H $\rightarrow$ L) on the Multivibrator Output (Q $_m$ ).

- ON-CHIP MONOSTABLE MULTIVIBRATOR TRIGGERED ON EITHER A LOW-TO-HIGH TRANSITION AT I $_0$  OR A HIGH-TO-LOW TRANSITION AT  $\overline{1}_1$
- . HIGH-TO-LOW TRIGGERED CLOCK INPUTS FOR EASY CASCADING
- TWO RIPPLE COUNTERS; DIVIDE BY 10 AND DIVIDE BY 5 OR 6 TO PERMIT STABLE TIME GENERATION FROM 50 OR 60 HZ LINE
- . DATA OUTPUTS AVAILABLE IN BCD
- ASYNCHRONOUS MASTER RESET

# PIN NAMES CPa, CPb Sb Count Select Input Io Trigger Input Trigger Input (Active LOW) MR Master Reset Input On Ona Oaa Onb O2b Data Outputs



# 4-BIT ARITHMETIC LOGIC UNIT

**DESCRIPTION** — The 4581B is a 4-Bit Arithmetic Logic Unit which can perform all of the possible 16 logic operations on two variables and a variety of 16 arithmetic operations.

Controlled by the four Instruction Inputs (I<sub>0</sub>-I<sub>3</sub>) and the Mode Control Input (M), the 4581B can perform a total of 32 logic and arithmetic operations on either active HIGH or active LOW operands (See Truth Table).

With the Mode Control Input (M) HIGH all internal carries are inhibited and the device performs logic operations on the individual Data Inputs  $(\overline{A}_0^-\overline{A}_3$  and  $\overline{B}_0^-\overline{B}_3)$ . With the Mode Control Input (M) LOW, the carries are enabled and the device performs arithmetic operations on the Data Inputs  $(\overline{A}_0^-\overline{A}_3$  and  $\overline{B}_0^-\overline{B}_3)$ . The 45818 incorporates full internal carry lookahead and provides for either ripple carry between devices using the Carry Output  $(C_{n+4})$ , or for carry lookahead between packages using the Carry Propagate (P) and Carry Generate (G) Outputs. Carry Propagate (P) and Carry Generate (G) are not affected by the Carry Input  $(C_n)$ . When speed requirements are not stringent, the 4581B can be used in a simple ripple carry mode by connecting the Carry Output  $(C_{n+4})$  of one device to Carry Input  $(C_n)$  of the next device. For higher speed operation the 4581B is used in conjunction with the 4582B, Carry Lookahead Block. One 4582B is required for each group of four 4581's. Carry lookahead can be provided at various levels and offers high speed capabilities over longer word lengths.

The A Equals B Comparator Output (A=B) from the 4581B goes HIGH when all four Data Outputs  $(\overline{O}_0.\overline{O}_3)$  and HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A=B Output can also be used with the Carry Output (C $_{n+4}$ ) to indicate A > B or A < B.


- PROVIDES 16 ARITHMETIC OPERATIONS INCLUDING ADD, SUBTRACT, COMPARE, AND DOUBLE
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES INCLUDING EXCLUSIVE OR, COMPARE, AND NAND, OR, AND NOR.
- FULL LOOKAHEAD FOR HIGHER SPEED ARITHMETIC OPERATION ON LONG WORDS
- . EXPANDABLE IN MULTIPLES OF FOUR BITS

#### PIN NAMES

Cn+4

A0-A3 Data Inputs (Active LOW) B<sub>0</sub>-B<sub>3</sub> Data Inputs (Active LOW) Instruction Inputs 10-13 M Mode Control Input Carry Input 00-03 Data Outputs (Active LOW) A=B A Equals B Comparator Output G Carry Generate Output (Active LOW) P Carry Propagate Output (Active LOW)

Carry Output



TRUTH TABLE

INS	INPL	JCTIO JTS	NC		VE LOW DATA	The second second	VE HIGH DATA
13	12	11	10	LOGIC (M = H)	ARITHMETIC** (M = L) (C <sub>n</sub> = L)	LOGIC (M = H)	ARITHMETIC** (M = L) (C <sub>n</sub> = H)
L	L	L	L	Ā	A minus 1	A	A
L	L	L	Н	AB	AB minus 1	A + B	A + B
L	L	Н	L	A + B	AB minus 1	ĀB	$A + \overline{B}$
L	L	Н	н	Logical 1	minus 1	Logical 0	minus 1
L	Н	L	L	A + B	A plus (A + B)	AB	A plus AB
L	Н	L	н	B	AB plus (A + B)	B	(A + B) plus AB
L	Н	н	L	A D B	A minus B minus 1	A ⊕ B	A minus B minus 1
L	Н	н	Н	A + B	A + B	AB	AB minus 1
Н	L	L	L	ĀB	A plus (A + B)	A + B	A plus AB
н	L	L	Н	A ⊕ B	A plus B	A ⊕ B	A plus B
Н	L	Н	L	В	AB plus (A + B)	В	(A + B) plus AB
н	L	Н	Н	A + B	A + B	AB	AB minus 1
н	Н	L	L	Logical 0	A plus A*	Logical 1	A plus A*
н	Н	L	Н	AB	AB plus A	A + B	(A + B) plus A
Н	Н	Н	L	AB	AB plus A	A + B	(A + B) plus A
Н	Н	н	н	A	A	A	A minus 1


L = LOW Logic Level

H = HIGH Logic Level

\*Each bit is shifted to the next more significant position

#### \*\*Arithmetic operations expressed in 2's complement notation

#### **BLOCK DIAGRAM**



# 4582B CARRY LOOKAHEAD GENERATOR

**DESCRIPTION** — The 4582B is a Carry Lookahead Generator which provides high speed lookahead over word lengths of more than four bits. The device has a Carry Input  $(\underline{C_0})$ , four active LOW Carry Generate Inputs  $(\overline{Q_0}, \overline{G_3})$ , four active LOW Carry Propagate Inputs  $(\overline{P_0}, \overline{P_3})$ , three Carry Outputs  $(C_{n+x}, C_{n+y}, C_{n+z})$ , an active LOW Carry Propagate Output  $(\overline{P})$  and an active LOW Carry Generate Output  $(\overline{G})$ . The logic equations for all outputs are shown below.

- . EXPANDABLE TO ANY NUMBER OF BITS
- HIGH SPEED LOOKAHEAD OVER WORD LENGTHS OF MORE THAN FOUR BITS

#### PIN NAMES

Cn =

Carry Input

 $\bar{P}_0 - \bar{P}_3$ 

Carry Generate Inputs (Active LOW)
Carry Propagate Inputs (Active LOW)

C<sub>n+x</sub>,C<sub>n+y</sub>,C<sub>n+z</sub> Carry Outputs

G

Carry Generate Output (Active LOW)
Carry Propagate Output (Active LOW)

#### LOGIC EQUATIONS

Cn+x G0+P0 · Cn


Cn+y · G1 + P1 · G0 + P1 · P0 · Cn

 $c_{n+z} \quad \mathsf{G}_2 + \mathsf{P}_2 \cdot \mathsf{G}_1 + \mathsf{P}_2 \cdot \mathsf{P}_1 \cdot \mathsf{G}_0 + \mathsf{P}_2 \cdot \mathsf{P}_1 \cdot \mathsf{P}_0 \cdot \mathsf{C}_n$ 

G G3 + P3 · G2 + P3 · P2 · G1 + P3 · P2 · P1 · G0

P - P3 - P2 - P1 - P0

#### LOGIC DIAGRAM




VDD = Pin 16

VSS = Pin 8

= Pin Numbers

#### LOGIC SYMBOL



V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8

#### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### FAIRCHILD CMOS • 4582B

							TRI	UTH TAE	BLE	Mar 48V	Male shap		17:252-89	MIND A
		la D			INPUT	S		- 21	THE LA		OUT	PUTS		
	$\overline{G_0}$		Po	G <sub>1</sub>	P <sub>1</sub>	$\overline{G_2}$	P <sub>2</sub>	G <sub>3</sub>	P3	C <sub>n+x</sub>	Cn+y	C <sub>n+z</sub>	G	(08/9)
X	Н		Н							L				
L	Н									O.L				
X	O L									Н				
Н	Х	cau,	L	1785 (498)		20.		017		Н		Miss	red -	
X	X		Х	Н	н					I MELL	L			
X	Н		Н	Н	X						L			
L	Н		X	Н	×						L			
X	X		X	L	X						Н			
X	L		X	X	L						Н			
Н	×		L	×	L						Н			
×	Х		X	X	×	as - H V	н	skied we	y and	e materiale to	TABLET OF	un zorijan i	EGAR	ами (
X	X		X	Н	Н	Н	X					L		
X	Н		н	н	X	н	×					L L		
L	Н		×	Н	X	Н	X					L		
X	×		X	X	×	KIM KAN	×			NO.		- н -		
×	×		×	L	×	×	L					ed my		
X	L		×	×	L	×	L					H		
Н	Х		L	×	L	×	L					Н		
	×	7.5		×	×	×	×	Н	Н				н	JR
	X			X	×	Н	Н	Н	×	140			Н	
	X			н	Н	Н	×	Н	×				Н	
	Н			н	X	Н	×	Н	×				Н	
	X			X	×	X	×	L	×				L	
	×			×	×	L	×	×	L				L	
	×			L	X	X	L	X	L	-			L	
	L			×	L	×	L	×	L				L	
			Н		×		×		×		and Torri	HERE I THE		61.3
			×		Н		×		×					
			×		×		Н		×					
			X		X		X		Н	Cabe with no 4				
			L		BOOK -		and Labor		Est s	Seamer Jacks				

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

#### FAIRCHILD CMOS • 4582B

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

			Line I				LIMITS	5						
SYMBOL	PARAMETER		V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 10 V		V <sub>DD</sub> = 15 V		UNITS	TEMP	TEST CONDITIONS			
	PARAME	IER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	I EIVIF	TEST CONDITIONS
	Quiescent Power Supply Current XC				20	Walk.		40			80		MIN, 25°C	All inputs at 0 V or
		Power XC			150	100		300			600	μА	MAX	
DD					5			10			20		MIN, 25°C	V <sub>DD</sub>
		XM			150	100		300			600	0 μA	MAX	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS}$  = 0 V,  $T_{A}$  = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V		V <sub>DD</sub> = 15 V		5 V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, C <sub>n</sub> to C <sub>n+x</sub> ,		160			75			55		ns	N N
<sup>t</sup> PHL	C <sub>n+v</sub> or C <sub>n+z</sub>		160			75			55	. 3	115	
tPLH	Propagation Delay, Pn to Cn+x		160			75			55		ns	X H
t <sub>PHL</sub>	C <sub>n+y</sub> or C <sub>n+z</sub>		160			75			55		113	
tPLH	Propagation Delay, $\overline{G}_n$ to $C_{n+x}$ , $C_{n+y}$ or $C_{n+z}$		160			75			55		ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL			160		1044	75			55		113	$R_L = 200 \text{ k}\Omega$
<sup>t</sup> PLH	Propagation Delay, Pn to G		160			75			55		ns	Input Transition
<sup>t</sup> PHL	to G		160			75			55		113	Times ≤ 20 ns
t <sub>PLH</sub>	Propagation Delay, Gn to G		160			75			55		ns	1111165 % 20115
t <sub>PHL</sub>	riopagation belay, an to d		160			75			55		115	
<sup>t</sup> PLH	Propagation Delay, Pn to P		160			75			55		ns	
t <sub>PHL</sub>	Tropagation Belay, Fin to F		160			75			55		115	
<sup>t</sup> TLH	Output Transition Time		60			30			20			
<sup>t</sup> THL	Output Transition Time		60	telle 1		30			20	Vigta 3	ns	

NOTES:
1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# 4583B

## **DUAL SCHMITT TRIGGER**

**DESCRIPTION** — The 4583B is a Dual Schmitt Trigger offering both positive and negative threshold Voltages,  $V_{T+}$  and  $V_{T-}$ , which are programmable via  $R_{EXTP}$ ,  $R_{EXTP}$  and  $R_{EXTC}$  inputs with the use of external resistors (see *Figure 1*). Each Schmitt Trigger operates independently offering both True  $(O_A, O_B)$  and Complementary  $(\overline{O_A}, \overline{O_B})$  Outputs.  $O_{\overline{A}, \overline{O_B}}$  provides the Exclusive NOR function for the inputs  $I_A$  and  $I_B$ . A LOW on the Output Enable Input (EO) forces the Complementary Outputs  $(\overline{O_A}, \overline{O_B})$  to assume a high impedance or "OFF" state independent of all other input conditions.

- PROGRAMMABLE THRESHOLDS
- PROGRAMMABLE HYSTERESIS
- TRUE AND COMPLEMENTARY OUTPUTS AVAILABLE
- 3-STATE COMPLEMENTARY OUTPUTS WITH ACTIVE HIGH OUTPUT ENABLE
- . EXCLUSIVE NOR OUTPUT AVAILABLE

#### PIN NAMES

IA, IB

Schmitt Trigger Inputs Output Enable Input

REXTPA, REXTPB REXTNA, REXTNB REXTCA, REXTCB

Positive External Resistor Connections Negative External Resistor Connections Common External Resistor Connections

True Outputs

OA, OB OAB

Complementary Outputs Exclusive NOR Output

#### TRUTH TABLE

- 11	NPU	TS		OUTPUTS								
IA	IB	EO	OA	OA	OB	OB	O <sub>A⊕B</sub>					
L	L	L	L	Z	L	Z	L					
L	L	Н	L	Н	L	Н	L					
L	H	L	L	Z	H	Z	Н					
L	H	Н	L	Н	H	L	Н					
Н	L	L	H	Z	L	Z	Н					
Н	L	H	H	L	L	H	Н					
H	H	L	H	Z	H	Z	L					
H	H	H	H	L	H	L	L					

L = LOW Level

H = HIGH Level


Z = High Impedance "OFF" State

#### CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpack version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### LOGIC DIAGRAM



V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8 O = Pin Number

#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S							
SYMBOL	PARAMET	ER		DD = !			DD = 1			DD = 1		UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
V <sub>T+</sub>	Positive-Going Threshold Voltage	ge		3.25			5.9			8.5		V	25° C	R <sub>1</sub> = R <sub>2</sub> = 5 kΩ V <sub>IN</sub> = V <sub>DD</sub> to V <sub>SS</sub>	
V <sub>T</sub> -	Negative-Going Threshold Voltage	ge		1.75			4.1			6.5		V	25°C	$R_1 = R_2 = 5 k\Omega$ $V_{IN} = V_{DD} \text{ to } V_{SS}$	
V <sub>T+</sub> to	AGE BOITGBAR	хс	0.6	1.5	3.7	0.72	1.8	4.5	0.8	2	5.5	V	torner gruss da	$R_1 = R_2 = 5 k\Omega$	
V <sub>T</sub> -	Hysteresis	XM	1	1.5	2.2	1.2	1.8	2.7	1.3	2	2.8	V	25°C	Hysteresis = V <sub>T+</sub> Minus V <sub>T-</sub>	
ΔVT	Threshold Variat Between Schmitt Triggers			0.1	SIGN	2712-	0.15	arting the	Su To	0.2	dest Mi	V	25°C	$R_1 = R_2 = 5 k\Omega$	
37.7-11.1			31							1	1.6	MIN, 25°C MAX	FIRE PARTITION IN PERSONS		
	Output OFF XC	XC								-	12		MAX	Output Returned to VDD, EO = VSS	
IOZH	Current HIGH	XM				SUE	10.102	N. POTA	1 1450	H-SV	0.4	μΑ	MIN, 25°C		
	The same	Aivi									12	9.0	MAX	WHEE BOWLEVER LURNS	
		хс									-1.6		MIN, 25°C		
	Output OFF	1								1	-12	μА	MAX	Output Returned	
IOZL	Current LOW	XM									-0.4	μΑ	MIN, 25°C	VSS, EO = VSS	
		XIVI									-12		MAX	source &	
	Quiescent	xc			1			2		aries!	4	μА	MIN, 25°C	SAME ASTRONOMY ASTRO	
Inn	Power				7.5			15		anon	30	μΑ.	MAX	All Inputs at 0 V or VDE	
IDD	Supply	XM			0.25			0.5		1904	1	μА	MIN, 25°C	All imputs at 0 v or vD[	
(	Current	1			7.5			15			30		MAX	ear all	


#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25$ °C (See Notes 2)

						LIMIT	S				De President	STVS	
SYMBOL	PARAMETER	V	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V		V <sub>DD</sub> = 15 V		5 V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
tPLH tPHL	Propagation Delay, I <sub>A</sub> or I <sub>B</sub> to O <sub>A</sub> or O <sub>B</sub>		360 360			120 120			81 81		ns	C <sub>L</sub> = 50 pF,	
tPLH tPHL	Propagation Delay, I <sub>A</sub> or I <sub>B</sub> to		629 629	FIRE	310	209 209	and sub- timed dis	H - H	144 144		ns	$R_L = 200 \text{ k}\Omega$ Input Transition	
tPLH	Propagation Delay, IA or IB to		420			150			90			Times ≤ 20 ns	
tPHL	OĀ⊕B		420			150			90		ns	MARIDARI DIDE	
tPZH tPZL	Output Enable Time		336 336		ahos	120 120	99	track.	72 72		ns	$(R_L = 1 k\Omega \text{ to VSS})$ $(R_L = 1 k\Omega \text{ to VDD})$	
tPHZ tPLZ	Output Disable Time	-	102 102		40-	36 36			21 21		ns	$(R_L = 1 k\Omega \text{ to VSS})$ $(R_L = 1 k\Omega \text{ to VDD})$	
tTLH tTHL	Output Transition Time		84 84			42 42			30 30		ns		


#### NOTES:

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### SWITCHING WAVEFORMS




OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)





#### FIGURE 1 - TYPICAL THRESHOLD POINTS

A --- Feedback scheme for independent threshold adjustment:



B --- Feedback scheme for hysteresis adjustment:





# 4702B/4702BX PROGRAMMABLE BIT-RATE GENERATOR

FAIRCHILD CMOS MACROLOGIC™

H = HIGH Level L = LOW Level

X = Don't Care
T = 1st HIGH Level

\_\_\_\_\_Clock Pulses

Clock Pulse

After E<sub>CP</sub> Goes

**DESCRIPTION** — The 4702B/4702BX Bit-Rate Generator provides the necessary clock signals for digital data transmission systems, such as Universal Asynchronous Receiver and Transmitter circuits (UARTs). It generates any of the 14 commonly used bit rates using an on-chip crystal oscillator, but its design also provides for easy and economical multi-channel operation, where any of the possible frequencies must be made available on any output channel.

One 4702B/4702BX can control up to eight output channels. When more than one bit-rate generator is required, they can still be operated from one crystal. The 4702B is specified to operate over a power supply voltage range of 5 V  $\pm$  10%. The 4702BX is a specially selected device specified to operate over a power supply voltage range of 4.5 V to 12.5 V.

- PROVIDES 14 COMMONLY USED BIT-RATES
- ONE 4702B/4702BX CONTROLS UP TO EIGHT TRANSMISSION CHANNELS
- USES 2.4576 MHz INPUT FOR STANDARD FREQUENCY OUTPUTS (16 TIMES BIT RATE)
- . CONFORMS TO EIA RS-404
- ON-CHIP INPUT PULL UP CIRCUITS
- TTL COMPATIBLE-OUTPUTS WILL SINK 1.6 mA
- INITIALIZATION CIRCUIT FACILITIES DIAGNOSTIC FAULT ISOLATION
- LOW POWER DISSIPATION 1.35 mA POWER DISSIPATION AT 5 V AND 2.4576 MHz
- 16-PIN DUAL IN-LINE PACKAGE

# TABLE 1 CLOCK MODES AND INITIALIZATION

1x	IX ECP CP		OPERATION					
سس	н	L	Clocked from IX					
×	L	ww	Clocked from CP					
×	Н	Н	Continuous Reset					
×	L		Reset During First CP = HIGH Time					

ote 1: Actual output frequency is 16 times the indicated output rate, assuming a clock frequency of 2.4576 MHz.

TABLE 2
TRUTH TABLE FOR RATE SELECT INPUTS


s <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	Output Rate (Z) Note 1
L	L	L	L	Multiplexed Input (I <sub>M</sub> )
L	L	L	Н	Multiplexed Input (IM)
L	L	н	L	50 Baud
L	L	Н	Н	75 Baud
L	Н	L	L	134.5 Baud
L	н	L	Н	200 Baud
L	н	Н	L	600 Baud
L	Н	H	н	2400 Baud
Н	L	- L	L	9600 Baud
Н	L	L	н	4800 Baud
Н	L	Н	L	1800 Baud
Н	L	н	Н	1200 Baud
Н	н	L	L	2400 Baud
Н	н	L	Н	300 Baud
н	н	н	L	150 Baud
н	н	н	н	110 Baud

LOGIC SYMBOL 15 14 13 12 11 IM S0 S1 S2 S3 4702R/4702RX xcoq<sub>0</sub>q<sub>1</sub>q<sub>2</sub> z VDD = Pin 16 VSS = Pin 8 CONNECTION DIAGRAM DIP (TOP VIEW) V<sub>DD</sub> 16 M 15 3 02 S<sub>0</sub> 14 S<sub>1</sub> 13 5 CP S2 12 S<sub>3</sub> 11 Z 10 co 9 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package, PIN NAMES External Clock Input ECP External Clock Enable Input (Active LOW) IX Crystal Input Multiplexed Input S<sub>0</sub>-S<sub>3</sub> Rate Select Inputs CO Clock Output Ox Crystal Drive Output 00-02 Scan Counter Outputs

Bit Rate Output

L = LOW Level H = HIGH Level

#### **BLOCK DIAGRAM**



V<sub>DD</sub> = Pin 16

VSS = Pin 8

O = Pin Number

FUNCTIONAL DESCRIPTION — Digital data transmission systems employ a wide range of standardized bit rates, ranging from 50 baud interfacing with electromechanical devices, to 9600 baud for high speed modems. Modern electronic systems commonly use Universal Asynchronous Receiver and Transmitter circuits (UARTs) to convert parallel data inputs into a serial bit stream (transmitter) and to reconvert the serial bit stream into parallel outputs (receiver). In order to resynchronize the incoming serial data, the receiver requires a clock rate that is a multiple of the incoming bit rate. Popular MOS-LSI UART circuits use a clock that is 16 times the transmitted bit rate. The 4702B/4702BX can generate 14 standardized clock rates from one commonly high frequency input.

The 4702B/4702BX contains the following five functional subsystems which are discussed in detail below:

- 1. An Oscillator Circuit with associated gating.
- 2. A prescaler used as Scan Counter for multichannel operation (described in the applications section).
- 3. A Counter Network to generate the required standardized frequencies.
- 4. An output Multiplexer (frequency selector) with resynchronizing output flip-flop.
- 5. An Initialization (reset) Circuit.

Oscillator — For conventional operation generating 16 output clock pulses per bit period, the input clock frequency must be 2.4576 MHz (i.e. 9600 baud x 16 x 16, since the scan counter and the first flip-flop of the counter chain act as an internal ÷ 16 prescaler). A lower input frequency will obviously result in a proportionally lower output frequency.

The 4702B/4702BX can be driven from two alternate clock sources: (1) When the ECP (active LOW External Clock Enable) input is LOW, the CP input is the clock source. (2) When the ECP input is HIGH, a crystal connected between I $\chi$  and O $\chi$ , or a signal applied to the I $\chi$  input, is the clock source.

Prescaler (Scan Counter) — The clock frequency is made available on the CO (Clock Output) pin and is applied to the  $\div$  8 prescaler with buffered outputs  $Q_0$ ,  $Q_1$ , and  $Q_2$ . This prescaler is of no particular advantage in single frequency applications, but it is essential for the simple economical multichannel scheme described in the Applications section of this data book.

Counter Network — The prescaler output  $\Omega_2$  is a square wave of 1/8 the input frequency and is used to drive the frequency counter network generating 13 standardized frequencies. Note that the frequencies are labeled in the block diagram and described in terms of the transmission bit rate. In a conventional system using a 2.4576 MHz clock input, the actual output frequencies are 16 times higher.

The output from the first frequency divider flip-flop is thus labeled 9600, since it is used to transmit or receive 9600 baud (bits per second). The actual frequency at this node is 16 x 9.6 kHz = 153.6 kHz. Seven more cascaded binaries generate the appropriate frequencies for bit rates 4800, 2400, 1200, 600, 300, 150, and 75.

The other five bit rates are generated by individual counters:

bit rate 1200 is divided by 6 to generate bit rate 200,

bit rate 200 is divided by 4 to generate bit rate 50,

bit rate 2400 is divided by 18 to generate bit rate 134.5 with a frequency error of -0.87%,

bit rate 2400 is also divided by 22 to generate bit rate 110 with a frequency error of -0.83%, and

bit rate 9600 is divided by 16/3 to generate bit rate 1800.

The 16/3 division is accomplished by alternating the divide ratio between 5 (twice) and 6 (once). The result is an exact average output frequency with some frequency modulation. Taking advantage of the ÷16 feature of the UART, the resulting distortion is less than 0.78%, irrespective of the number of elements in a character, and therefore well within the timing accuracy specified for high speed communications equipment. All signals except 1800, have a 50% duty cycle.

Output Multiplexer — The outputs of the counter network are fed to a 16-input multiplexer, which is controlled by the Rate Select inputs  $(S_0 \cdot S_3)$ . The multiplexer output is then resynchronized with the incoming clock in order to cancel all cumulative delays and to present an output signal at the buffered output (2) that is synchronous with the prescaler outputs  $(O_0 \cdot O_2)$ . Table 2 lists the correspondence between select code and output bit rate. Two of the 16 codes do not select an internally generated frequency, but select an input into which the user can feed either a different, nonstandardized frequency, or a static level (HIGH or LOW) to generate "zero baud".

The bit rates most commonly used in modern data terminals (110, 150, 300, 1200, 2400 baud) require that no more than one input be grounded, easily achieved with a single pole, 5-position switch. 2400 baud is selected by two different codes, so that the whole spectrum of modern digital communication rates has a common HIGH on the S<sub>2</sub> input.

Initialization (Reset) – The initialization circuit generates a common master reset signal for all flip-flops in the 4702B/4702BX. This signal is derived from a digital differentiator that senses the first HIGH level on the CP input after the ECP input goes LOW. When ECP is HIGH, selecting the Crystal input, CP must be LOW. A HIGH level on CP would apply a continuous reset.

All inputs to the 4702B/4702BX, except I<sub>X</sub> have on-chip pull-up circuits which improve TTL compatibility and eliminate the need to tie a permanently HIGH input to V<sub>DD</sub>.

#### FAIRCHILD CMOS • 4702B/4702BX

SYMBOL	PARAMETER	STRAN		LIMITS	9-7	UNITS	TEMP	TEST CONE	DITIONS	
		in.	MIN	TYP	MAX			Acety (page)	907 1 1 1 1 1	
VIH	Input HIGH Voltage		3.5	814		V	All	Guaranteed Inp	ut High Voltage	
VIL	Input LOW Voltage	-			1.5	V	All	Guaranteed Input LOW Voltage		
			4.95				MIN, 25°C	IOH < 1 μA, In	puts at 0 or 5 V pe	
VOH	Output HIGH Voltage	0.00	4.95			V	MAX	the Logic Funct	tion or Truth Table	
			4.5			V	All	IOH < 1 μA, Ir	puts at 1.5 or 3.5 \	
	Output LOW Voltage				0.05	.,	MIN, 25°C	IOL < 1 μA, In	puts at 0 or 5 V pe	
VOL					0.05	V	MAX	the Logic Func	tion or Truth Table	
	masil sygni			OBI	0.5	V	All	$I_{OL}$ < 1 $\mu$ A, Inputs at 1.5 or 3.5 \		
	Input LOW Current	XC			0.3		MIN, 25°C			
IL XOA	for Input Ix				1	μА	MAX	Pin under Test	at 0 V	
(See		XM			0.1	μА	MIN, 25°C	All other Inputs	Simultaneously	
Note 1)					- 01	μή.	MAX	at 5 V		
	Input LOW Current	XC	-15	30	-100	μА		Penn, by in CO.		
	for all Other Inputs	XM	-15	-30	-100	μΛ	25°C	Freight short) man	Seed 1 SUBM	
		XC			0.3	001	MIN, 25°C	HOW bee	WG J BHITO	
	Input HIGH Current				1	μΑ	MAX	Pin Under Test at 5 V All other Inputs Simultaneously		
IIH	for all Inputs	XM			0.1	μА	MIN, 25°C			
					1	pr.	MAX	at 0 V		
	Output HIGH Current		-0.3			mA	MIN, 25°C	V 45 V		
	for Output OX	2005	-0.1	10b ration	Seltjestelt	illemidas o	MAX	V <sub>OUT</sub> = 4.5 V	Proposed Color	
ОН	Output HIGH Current	0 19891	-1.5	nd good an	STE cost	mA	MIN, 25°C	el Clock Pulsballs	SEMOTH SHEET	
	for all other Outputs	ad A se	-1	The last	133	mA	MAX	VOUT = 2.5 V	de la restotemenda	
	o stiluent melling switch o		-0.5	N		mA	MIN, 25°C	See Section of the second	Inputs at 0 or 5	
			-0.3			100%	MAX	V <sub>OUT</sub> = 4.5 V	per Logic	
	Output LOW Current	DEPLOSAS	0.2	CLASSING.	DOYNE CHILLEN	auto a D o	MIN, 25°C	seagons , activismo	Function or	
loL	for Output O <sub>X</sub>		0.1			mA	MAX	marca tour blank m	Truth Table	
OL	Output LOW Current		3.2				MIN. 25°C	VOUT = 0.4 V		
	for all Other Outputs		1.6			mA	MAX			
		xc	1315		100		MIN, 25°C			
	Quiescent Power	^0		1000	- uA	MAX	ECP = VDD, CP = 0 V,			
IDD	Supply Current	XM			10	0	MIN, 25°C	All other Inputs at 0 V or VDD (Note 6)		
					150		MAX			


See Notes on following page.

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD = 5 V, VSS = 0 V, TA = 25°C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
		MIN	TYP	MAX	UNITS	
t <sub>PLH</sub>	Propagation Delay		175 135	350 275	ns	May HEH tudet says
tPLH tPHĻ	Propagation Delay CP to CO		130 110	260 220	ns	HIV SEPH HIPLE LOW VOICES
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay CO to Ω <sub>n</sub>	T.Y.	53 45	Note 5	ns	HOV HENH WOULD HOV
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay CO to Z		37 32	85 75	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH <sup>t</sup> THL	Output Transition Time (Except O <sub>X</sub> )	T V	80 35	160 75	ns	Input Transition Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, Select to CO Hold Time, Select to CO	350	185 -182		ns	C <sub>L</sub> ≤ 7 pF on O <sub>X</sub>
t <sub>s</sub>	Set-Up Time, I <sub>M</sub> to CO Hold Time, I <sub>M</sub> to CO	350 0	190 -182	06. a	ns	sets 11 (np. LOW Correst
t <sub>w</sub> CP(L)	Minimum Clock Pulse Width LOW and HIGH	120 120	60 60	08- 3	ns	for all Origin Indian
t <sub>W</sub> I <sub>X</sub> (L) t <sub>W</sub> I <sub>X</sub> (H)	Minimum IX Pulse Width LOW and HIGH	160 160	75 75		ns	Input MICH Commit

- 1. Propagation Delays and Output Transition Times are graphically described under 4000B Series CMOS Family Characteristics.
- 2. The first HIGH level Clock Pulse after ECP goes LOW must be at least 350 ns long to guarantee reset of all Counters.
- It is recommended that input rise and fall times to the Clock Inputs (CP, I<sub>X</sub>) be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V, and the V<sub>DD</sub> pin should be decoupled.
   Input current and quiescent power supply current are relatively higher for this device because of active pull-up circuits on all inputs
- except Ix. This is done for TTL compatibility.
- For multichannel operation, propagation delay, CO to Q<sub>n</sub>, plus set-up time, select to CO, is guaranteed to ≤ 367 ns.
- 6. IDD is measured on Pin 8 and does not include Input Leakage Currents.

#### SWITCHING WAVEFORMS



MINIMUM CP AND I  $_{\rm X}$  PULSE WIDTHS AND SET-UP AND HOLD TIMES, SELECT INPUT (S  $_{\rm n}$  ) TO CLOCK OUTPUT (CO) AND I  $_{\rm M}$  INPUT TO CLOCK OUTPUT (CO)

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

#### 7

#### **APPLICATIONS**

Single Channel Bit Rate Generator — Figure 1 shows the simplest application of the 4702B/4702BX. This circuit generates one of five possible bit rates as determined by the setting of a single pole, 5-position switch. The bit rate output (Z) drives one standard TTL load or four low power Schottky loads over the full temperature range. The possible output frequencies correspond to 110, 150, 300, 1200, and 2400 Baud. For many low cost terminals these five bit rates are adequate.

#### Simultaneous Generation of Several Bit Rates:

Fixed Programmed Multichannel Operation – Figure 2 shows a simple scheme that generates eight bit rates on eight output lines, using one 4702B/4702BX and one 93L34 8-Bit Addressable Latch. This and the following applications take advantage of the built-in scan counter (prescaler) outputs. As shown in the block diagram, these outputs ( $Q_0$  to  $Q_2$ ) go through a complete sequence of eight states for every half-period of the highest output frequency (9600 Baud). Feeding these Scan Counter outputs back to the Select inputs of the multiplexer causes the 4702B/4702BX to interrogate sequentially the state of eight different frequency signals. The 93L34 8-Bit Addressable Latch, addressed by the same Scan Counter outputs, reconverts the multiplexed single output (Z) of the 4702B/4702BX into eight parallel output frequency signals. In the simple scheme of Figure 2, input S<sub>3</sub> is left open (HIGH) and the following bit rates are generated:

Q <sub>0</sub> :	110 Baud,	01:	9600 Baud,	02:	4800 Baud,	03:	1800 Baud,
QA:	1200 Baud,	Qs:	2400 Baud,	Qs:	300 Baud,	Q7:	150 Baud.

Other bit rate combinations can be generated by changing the Scan Counter to selector interconnection or by inserting logic gates into this path.

Fully Programmable Multichannel Operation — Figure 3 shows a fully programmable 8-channel bit rate generator system that, under computer control, generates arbitrarily assigned bit rates on all eight outputs simultaneously. The basic operation is similar to the previously described fixed programmed system, but two 9LS170  $4 \times 4$  Register File MSI packages are connected as programmable look-up tables between the Scan Counter outputs  $(Q_0 \text{ to } Q_2)$  and the multiplexer Select inputs  $(S_0 \text{ to } S_3)$ . The content of this 8-word by 4-bit memory determines which frequency appears at what output.

19200 Baud Operation — Though a 19200 Baud signal is not internally routed to the multiplexer, the 4702B/4702BX can be used to generate this bit rate by connecting the  $Q_2$  output to the  $I_M$  input and applying select code 0 or 1. An additional 2-input NAND gate can be used to retain the "Zero Baud" feature on select code 0. Any multichannel operation that involves 19200 Baud must be limited to four outputs as shown in *Figure 4*. Only the two least significant Scan Counter outputs are used, so that the scan is completed within one half period of the 19200 output frequency.

Clock Expansion — One 4702B/4702BX can control up to eight output channels. For more than eight channels, additional bit rate generators are required. These bit rate generators can all be run from the same crystal or clock input. Figure 5 shows one possible expansion scheme. One 4702B/4702BX is provided with a crystal. All other devices derive their clock from this master. Figure 6 shows a different scheme where the master clock output feeds into the I $\chi$  input of all slaves and all ECP inputs are normally held HIGH. This scheme retains the reset feature and the selection between two different clock sources of the basic 4702B/4702BX circuit.

During normal operation, the common E<sub>CP</sub> line is HIGH and the common clock line (CP) is LOW. For diagnostic purposes the common E<sub>CP</sub> is forced LOW. This deselects the crystal frequency and initiates the diagnostic mode. When CP goes HIGH for the first time, all 4702B/4702BXs are reset through their individual on-chip initialization circuitry. Subsequent LOW-to-HIGH clock transitions on the common CP line advance the scan counter, causing all 4702B/4702BXs to operate synchronously.

#### TYPICAL APPLICATIONS




Fig. 1
SWITCH SELECTABLE BIT RATE GENERATOR
CONFIGURATION PROVIDING FIVE BIT RATES.




Fig. 2

BIT RATE GENERATOR CONFIGURATION WITH EIGHT SIMULTANEOUS FREQUENCIES





Fig. 3
FULLY PROGRAMMABLE 8-CHANNEL BIT RATE GENERATOR SYSTEM



#### TYPICAL APPLICATIONS (Cont'd) IM SO S1 S2 S3 4702B/4702BX ECP 4702B/4702BX 10 \$ 56 pF MΩ\$ 0x co 00 01 02 So S1 S2 S3 So S1 S2 S3 4702B 4702BX 4702B/4702BX 0x co 00 01 02 Z co Q Q Q 1 Q2 IM SO S1 S2 S3 IM SO S1 S2 S3 4702B 4702BX ECP 4702B/4702BX 0x co 00 01 02 <sup>0</sup>x co α<sub>0</sub> α<sub>1</sub> α<sub>2</sub> CP M S0 S1 S2 S3 IM SO S1 S2 S3 4702B 4702BX 4702B/4702BX 0x co 00 01 02 Z ο<sub>X</sub> co α<sub>0</sub> α<sub>1</sub> α<sub>2</sub> (EXTERNAL) MODE CLOCK CONTROL Fig. 6 Fig. 5 CASCADE CLOCK EXPANSION SCHEME TANDEM CLOCK EXPANSION SCHEME

CRYSTAL SPECIFICATION RECOMMENDATIONS — Table 3 is a convenient listing of recommended crystal specifications.

Crystal manufacturers are also listed below.

#### TABLE 3 CRYSTAL SPECIFICATIONS

PARAMETERS	TYPICAL CRYSTAL SPEC
Frequency	2.4576 MHz "AT" Cut
Series Resistance (Max)	250 \( \Omega \)
Unwanted Modes	-6 dB (Min)
Type of Operation	Parallel
Load Capacitance	32 pF · 0.5

#### CRYSTAL MANUFACTURERS

CTS Knights, Inc. Sandwich, III. 60548 (815) 786-8411 Crystal #F1004

X - Tron Electronics 1869 National Ave. Hayward, Calif. (415) 783-2145

Erie Frequency Control 499 Lincoln St. Carlisle, Pa. 17013 (717) 249-2232 International Crystal Mfg. Company 10 No. Lee Oklahoma City, Okla. 73102 (405) 236:3741

Sentry Manufacturing Co. Crystal Park Chickasha, Oklahoma 73018 (405) 224 6780 Crystal # SGP 6-2.4576 or Crystal # SGP-7-2.4576

# 4703B/4703BX

# FIRST-IN FIRST-OUT (FIFO) BUFFER MEMORY

FAIRCHILD CMOS MACROLOGIC™

**DESCRIPTION** — The 4703B/4703BX is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high speed disc or tape controllers and communication buffer applications. It is organized as 16 words by four bits and may be expanded to any number of words or any number of bits (in multiples of four). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.


The 4703B/4703BX has 3-state outputs which provide added versatility and is fully compatible with all CMOS families.

The 4703B is specified to operate over a power supply voltage range of 4.5~V to 12.5~V and the 4703BX is specified to operate over a power supply voltage range of 3~V to 15~V.

- 5.3 MHz SERIAL OR PARALLEL DATA RATE, TYPICALLY AT VDD = 10 V
- SERIAL OR PARALLEL INPUT
- SERIAL OR PARALLEL OUTPUT
- EXPANDABLE WITHOUT EXTERNAL LOGIC
- 3-STATE OUTPUTS
- FULLY COMPATIBLE WITH ALL CMOS FAMILIES
- SLIM 24-PIN PACKAGE

DI	R.I	B.I	A	BA	ES

D <sub>0</sub> -D <sub>3</sub>	Parallel Data Inputs
DS	Serial Data Input
PL	Parallel Load Input
CPSI	Serial Input Clock Input (HIGH-to-LOW Triggered)
CPSO	Serial Output Clock Input (HIGH-to-LOW Triggered)
IES	Serial Input Enable (Active LOW)
TTS	Transfer to Stack Input (Active LOW)
TOS	Transfer Out Serial Input (Active LOW)
TOP	Transfer Out Parallel Input
OES	Serial Output Enable Input (Active LOW)
EO	Output Enable Input (Active LOW)
MR	Master Reset Input (Active LOW)
IRF	Input Register Full Output (Active LOW)
ORE	Output Register Empty Output (Active LOW)
$Q_0 - Q_3$	Parallel Data Outputs
QS	Serial Data Output








NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### **BLOCK DIAGRAM**



FUNCTIONAL DESCRIPTION - As shown in the block diagram the 4703B/4703BX consists of three sections:

- An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- 2. A 4-bit wide, 14-word deep fall-through stack with self-contained control logic.
- 3. An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and


Since these three sections operate asynchronously and almost independently, they will be described separately below:

#### Input Register (Data Entry):

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section, as described later, this 5-bit register is initialized by setting the F3 flip-flop and resetting the other flip-flops. The Q-output of the last flip-flop (FC) is brought out as the "Input Register Full" output (IRF). After initialization this output is HIGH.

Parallel Entry — A HIGH on the PL input loads the  $D_0-D_3$  inputs into the  $F_0-F_3$  flip-flops and sets the FC flip-flop. This forces the  $\overline{IRF}$  output LOW indicating that the input register is full. During parallel entry, the  $\overline{CPSI}$  input must be LOW. If parallel expansion is not being implemented,  $\overline{IES}$  must be LOW to establish row mastership (see Expansion section). The  $D_0-D_3$  inputs are "ones catching" and must remain stable while PL is HIGH.



CONCEPTUAL INPUT SECTION

Serial Entry — Data on the  $D_S$  input is serially entered into the  $F_3$ ,  $F_2$ ,  $F_1$ ,  $F_0$ , FC shift register on each HIGH-to-LOW transition of the  $\overline{CPS1}$  clock input, provided  $\overline{IES}$  and PL are LOW.

After the fourth clock transition, the four data bits located in the four flip-flops  $F_0-F_3$ . The FC flip-flop is set, forcing the IRF output LOW and internally inhibiting  $\overline{CPS1}$  clock pulses from effecting the register. Figure 2 illustrates the final positions in a 4703B/4703BX resulting from a 64-bit serial bit train. Bo is the first bit, B63 the last bit.

Transfer to the Stack – The outputs of Flip-Flops  $F_0$ - $F_3$  feed the stack. A LOW level on the  $\overline{TTS}$  input initiates a "fallthrough" action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the IRF output to the TTS input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in Figure 10) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the IRF and TTS may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 4703B/4703BX, as in most modern FIFO designs, the MR input only initializes the stack control section and does not clear the data.




Fig. 2 FINAL POSITIONS IN A 4703B/4703BX RESULTING FROM A 64-BIT SERIAL TRAIN

#### FAIRCHILD CMOS • 4703B/4703BX

Output Register (Data Extraction) – The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a 3-state 4-bit parallel data bus or on a 3-state serial data bus. The output section generates and receives the necessary status-and-control signals. Figure 3 is a conceptual logic diagram of the output section.




Fig. 3
CONCEPTUAL OUTPUT SECTION

Parallel Data Extraction – When the FIFO is empty after a LOW pulse is applied to  $\overline{MR}$ , the Output Register Empty ( $\overline{ORE}$ ) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the "Transfer Out Parallel" (TOP) input is HIGH. As a result of the data transfer  $\overline{ORE}$  goes HIGH, indicating valid data on the data outputs (provided the 3-state buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW,  $\overline{ORE}$  will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction  $\overline{CPSO}$  should be LOW.  $\overline{TOS}$  should be grounded for single slice operation or connected to the appropriate  $\overline{ORE}$  for expanded operation (see Expansion section).

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, ORE remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction – When the FIFO is empty after a LOW pulse is applied to  $\overline{MR}$ , the Output Register Empty ( $\overline{ORE}$ ) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided  $\overline{TOS}$  is LOW and TOP is HIGH. As a result of the data transfer  $\overline{ORE}$  goes HIGH indicating valid data in the register. The 3-state Serial Data Output, QS, is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of  $\overline{CPSO}$ . To prevent false shifting,  $\overline{CPSO}$  should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces  $\overline{ORE}$  output LOW and disables the serial output, QS (refer to Figure 3). For serial operation the  $\overline{ORE}$  output may be tied to the  $\overline{TOS}$  input, requesting a new word from the stack as soon as the previous one has been shifted out.

#### **EXPANSION**

Vertical Expansion — The 4703B/4703BX may be vertically expanded to store more words without external parts. The interconnections necessary to form a 46-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, any FIFO of (15n + 1) words by four bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 4703B/4703BX's flexibility for serial/parallel input and output. For other expansion schemes, refer to the Applications section of this book.




Fig. 4
A VERTICAL EXPANSION SCHEME

It should be noted that this form of horizontal expansion extracts a penalty in speed. A single FIFO is guaranteed to operate at 3.4 MHz; an array of four FIFOs connected in the above manner is guaranteed at 1.5 MHz. An expansion scheme that provides higher speed but requires additional components is shown in the Applications section of this book.

Horizontal and Vertical Expansion - The 4703B/4703BX can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in Figure 6. Using the same technique, any FIFO of (15m + 1) words by (4n) bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row.

Figures 7 and 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in Figure 6. The final position of data after serial insertion of 496 bits into the FIFO array of Figure 6 is shown in Figure 9.





Fig. 5 A HORIZONTAL EXPANSION SCHEME








Fig. 8
SERIAL DATA EXTRACTION FOR ARRAY OF FIG. 6




Fig. 9
FINAL POSITION OF A 496-BIT SERIAL INPUT

#### FAIRCHILD CMOS • 4703B/4703BX

Interlocking Circuitry — Most conventional FIFO designs provide status signals analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 4703B/4703BX incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.

In the 4703B/4703BX array of *Figure 6* devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its IES input from a row, master or a slave of higher priority.

In a similar fashion, the  $\overline{\text{ORE}}$  outputs of slaves will not go HIGH until their  $\overline{\text{OES}}$  inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the  $\overline{\text{IRF}}$  output of the final slave in that row goes LOW and that output data for the array may be extracted when the  $\overline{\text{ORE}}$  of the final slave in the output row goes HIGH.

The row master is established by connecting its  $\overline{\text{IES}}$  input to ground while a slave receives its  $\overline{\text{IES}}$  input from the  $\overline{\text{IRF}}$  output of the next higher priority device. When an array of 4703B/4703BX FIFOs is initialized with a LOW on the  $\overline{\text{MR}}$  inputs of all devices, the  $\overline{\text{IRF}}$  outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the  $\overline{\text{IES}}$  input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever  $\overline{\text{MR}}$  and  $\overline{\text{IES}}$  are LOW, the Master Latch is set. Whenever  $\overline{\text{TTS}}$  goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until  $\overline{\text{IES}}$  goes LOW. In array operation, activating the  $\overline{\text{TTS}}$  initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a  $\overline{\text{TOS}}$  or TOP input initiates a load-from-stack operation and sets the ORE Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and  $\overline{\text{ORE}}$  goes HIGH. If the Master Latch is reset, the  $\overline{\text{ORE}}$  output will be LOW until an  $\overline{\text{OES}}$  input is received.




Fig. 10
CONCEPTUAL DIAGRAM, INTERLOCKING CIRCUITRY

#### 7

## FAIRCHILD CMOS • 4703B/4703BX

DC CHARACTERISTICS: VDD as shown, VSS = 0 V	(See Note 1)

	O TEST STIM		V.81				IMITS						PREMIA	tan i semina	
SYMBOL	PARAMETE	R	AND I	V <sub>DD</sub> = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
	36		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	P P   024	rion Devey, r	posición de la partir	
	100		OBE !	en la	1 80			OAS			1.6		MIN, 25 C	HEROTE HARM	
	Output OFF	XC	183	100				1 20			12		MAX	Output Returned	
IOZH	HIGH Current	~~	181		1	A 1 80	P. P. I	1 30			C.4	μА	MIN, 25°C	to VDD, EO = VDD	
mout arrest	Literal Fig.	XM	2.0	15				T. BES			12		MAX		
- 111115	Output OFF	Y/	VC	Bakh	Ata	- 100			1284	B- 018	Tile .	-1.6		MIN, 25°C	
lan.		XC	06	N. F.	200			868			-12		MAX	Output Returned	
IOZL	LOW Current	XM	85	100	108	BE		- UE			-0.4	μА	MIN, 25°C	to VSS, EO = VDD	
	T- BUILDING	X IVI	6h .	M	199			190			-12		MAX	3.40	
av or fly	Quiescent	хс	88		32.5			65	- 100		130	^	MIN, 25°C	T. 191	
	Power	AC.	718	81	250			500			1000	μА	MAX	All Inputs at	
IDD	Supply	XM		EP IN	8.75	1 131	ITA	17.5	1825		35	μА	MIN, 25°C	0 V or VDD	
	Current	AIVI	1		250	1 0	1	500		1	1000	μА	MAX		

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 3)

	au 21 21					LIMIT	S				Process PM	TEST CONDITIONS
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	gelige El	
tPHL	Propagation Delay, CPSI to IRF		215	430		81	162		57	114	ns	Third Little Co.
tPLH	Propagation Delay, TTS to IRF		439	878		131	262	MIL	92	184	ns	CL = 50 pF,
tPLH	Brannetine Dalay OBSO to O		306	612	P.	68	136		48	96	Trussumo	RL = 200 ks2
tPHL	Propagation Delay, CPSO to QS		299	598		79	158		56	112	ns	Input Transition
tPLH	Proposition Doloy, TOP to O		325	650		128	256		90	180	-	Times ≤ 20 ns
tPHL	Propagation Delay, TOP to Q <sub>n</sub>	di kana	293	586		114	228		80	160	ns	

Notes on following page.

					- 1	LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	1	VDD =	10 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
MODEL INC	direct that length	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ASTON	n Hars. European vis
t <sub>PHL</sub>	Propagation Delay, CPSO to ORE		159	318	1 93	74	148		52	104	ns	
<sup>t</sup> PLH	Propagation Delay, TOS to ORE		320	640		114	228		80	160	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, TOP to ORE		401 256	802 512		134 109	268 218		94 77	188 154	ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$
t <sub>PHL</sub>	Propagation Delay, PL to IRF	REE	119	238		44	88		31	62	ns	Input Transition
tFT	Fall Through Time		2020	4040		820	1640	176	574	1148	ns	Times ≤ 20 ns
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		51 85	102 170		24 33	48 66		17 24	34 48	ns	$(R_L = 1 k\Omega \text{ to VSS})$ $(R_L = 1 k\Omega \text{ to VDD})$
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time		64 80	128 160		34 39	68 78		24 28	48 56	ns	$(R_L = 1 k\Omega \text{ to V}_{SS})$ $(R_L = 1 k\Omega \text{ to V}_{DD})$
<sup>t</sup> TLH <sup>t</sup> THL	Output Transition Time		46 34	92 68		25 18	50 36		18 13	36 26	ns	About CC.
twCP(H)	Min CPSI Pulse Width (HIGH)	118	59		44	22	111111111111111111111111111111111111111	31	16		ns	(SESSE)
t <sub>w</sub> CP(L)	Min CPSI Pulse Width (LOW)	220	110		108	54		76	38		ns	
t <sub>w</sub> CP(L)	Min CPSO Pulse Width (LOW)	120	60		60	30		42	21		ns	
twCP(H)	Min CPSO Pulse Width (HIGH)	110	55	14 00	72	36	aniu.	51	26	GIA	ns	AC SHAREACTER
t <sub>w</sub> PL(H)	Min PL Pulse Width (HIGH)	122	61		44	22		31	16		ns	
twTTS(L)	Min TTS Pulse Width (LOW)	160	80	MY	124	62	teV.	87	44	Ga Tutt	ns	TOBKLAS
twTOS(L)	Min TOS Pulse Width (LOW)	182	91	13 11 14	60	30	EL BRY	42	21		ns	
twTOP(L)	Min TOP Pulse Width (LOW)	142	71		52	26	Mess	37	19	100	ns	cease 19 June 1
twMR(L)	Min MR Pulse Width (LOW)	192	96		108	54		76	38	217	ns	Teles Proposition
trec	MR Recovery Time	44	22		36	18		26	13	in the	ns	miles H. Hall
t <sub>s</sub>	Set-Up and Hold Times, D <sub>S</sub> to CPSI	104 -8	52 -15		40 24	20 12		28 18	14	Ser .	ns	HJR HJR
t <sub>s</sub>	Set-Up and Hold Times, TTS to IRF, Serial or Parallel Mode	186 76	93 38		98 52	49 26		70 38	35 19		ns	Supplied of his of
t <sub>s</sub>	Set-Up Time, ORE to TOS	-151	-302		-21	-42		-15	-30		ns	
fMAX	Input CLOCK Frequency (Note 2)	1.1	2.3		2.6	5.3		3.4	6.9		ns	

#### NOTES:

- NOTES:


  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  2. For f<sub>MAX</sub> input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.


  3. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  4. It is recommended that input rise and fall times to the Clock Input be less than 15 \( \mu \) s at V<sub>DD</sub> = 5 V, 4 \( \mu \) s at V<sub>DD</sub> = 10 V, and 3 \( \mu \) s at V<sub>DD</sub> = 15 V.

#### SWITCHING WAVEFORMS




**OUTPUT ENABLE TIME** (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



**OUTPUT ENABLE TIME** (tPZL) AND OUTPUT DISABLE TIME (tPLZ)

#### SWITCHING WAVEFORMS (Cont'd)


#### SERIAL INPUT UNEXPANDED OR MASTER OPERATION



MINIMUM  $\overline{\text{CPSI}}$  PULSE WIDTH, PROPAGATION DELAY,  $\overline{\text{CPSI}}$  TO  $\overline{\text{IRF}}$  AND  $\overline{\text{TTS}}$  TO  $\overline{\text{IRF}}$ , RECOVERY TIME,  $\overline{\text{IRF}}$  TO  $\overline{\text{CPSI}}$ , AND SET-UP AND HOLD TIMES, DS TO  $\overline{\text{CPSI}}$ , AND  $\overline{\text{TTS}}$  TO  $\overline{\text{IRF}}$ .

CONDITIONS: STACK NOT FULL, IES, = PL = LOW

#### SERIAL INPUT EXPANDED SLAVE OPERATION



PROPAGATION DELAY, CPSI TO IRF AND TTS TO IRF, RECOVERY TIME, IRF TO CPSI AND SET-UP AND HOLD TIMES, IES TO CPSI, DS TO CPSI AND TTS TO IRF.


CONDITIONS: STACK NOT FULL IES = HIGH WHEN INITIALIZED, PL = LOW

NOTE

Set up and hold times are shown as positive values but may be specified as negative values.




#### SERIAL OUTPUT, UNEXPANDED OR MASTER OPERATION



ORE RECOVERY TIME, PROPAGATION DELAY CPSO TO OS, CPSO TO ORE,
TOS TO ORE, MINIMUM CPSO PULSE WIDTH, MINIMUM
TOS PULSE WIDTH AND SET-UP TIME ORE TO TOS.

CONDITIONS: DATA IN STACK, TOP = HIGH, IES = LOW WHEN INITIALIZED, OES = LOW

#### SERIAL OUTPUT, SLAVE OPERATION




ORE RECOVERY TIME, PROPAGATION DELAY CPSO TO Q<sub>S</sub>, CPSO TO ORE,
TOS TO ORE, AND SET-UP
AND HOLD TIMES, OES TO CPSO, ORE TO TOS, TOS TO OES

CONDITIONS: DATA IN STACK, TOP = HIGH, IES = HIGH WHEN INITIALIZED

NOTE:

Set-up  $(t_s)$  and hold times  $(t_h)$  are shown as positive values but may be specified as negative values.






MINIMUM MR AND PL PULSE WIDTHS, RECOVERY TIME FOR MR AND FALL THROUGH TIME

CONDITIONS: TTS CONNECTED TO IRF, TOS CONNECTED TO ORE, IES, OES, EO, CPSO = LOW. TOP = HIGH

## PARALLEL OUTPUT, FOUR BIT WORD OR MASTER IN PARALLEL EXPANSION




PROPAGATION DELAY, TOP TO  $\overline{\text{ORE}},$  TOP TO  $\Omega_n,$  AND MINIMUM TOP PULSE WIDTH

CONDITIONS:  $\overline{\text{IES}}$  = LOW WHEN INITIALIZED,  $\overline{\text{EO}}$  =  $\overline{\text{CPSO}}$  = LOW. DATA AVAILABLE IN STACK



#### PARALLEL LOAD MODE, FOUR BIT WORD (UNEXPANDED) OR MASTER IN PARALLEL EXPANSION




PROPAGATION DELAY PL TO IRF, TTS TO IRF, MINIMUM PL AND TTS PULSE WIDTHS, AND SET-UP AND HOLD TIMES Dn TO PL, TRF TO PL, TTS TO TRF.

> CONDITIONS: STACK NOT FULL, IES = LOW WHEN INITIALIZED

- 1. Initialization requires a master reset to occur after power has been applied.
- 2. TTS normally connected to IRF.
  3. If stack is full, IRF will stay LOW.

#### PARALLEL LOAD, SLAVE MODE



PROPAGATION DELAY, TTS TO IES, IES TO IRF, PL TO IRF, MINIMUM PL AND TTS PULSE WIDTHS, AND SET-UP AND HOLD TIMES, Dn TO PL, IRF TO TTS, IRF TO PL

CONDITIONS: STACK NOT FULL, DEVICE INITIALIZED WITH IES HIGH

Set-up  $(t_s)$  and hold times  $(t_h)$  are shown as positive values but may be specified as negative values.

#### 7

# 4704B/4704BX DATA PATH SWITCH FAIRCHILD CMOS MACROLOGIC

**DESCRIPTION** — The 4704B/4704BX Data Path Switch (DPS) is a combinatorial array for closing data path loops around arithmetic/logic networks such as the 4705B/4705BX (Arithmetic Logic Register Stack). A total of 30 instructions (see *Table 1*) facilitate logic shifting, masking, sign extension, introduction of common constants and other operations.


The 5-bit Instruction ( $I_0-I_4$ ) selects one of the 32 instructions operating on two sets of 4-bit data inputs ( $D_0-D_3$ ,  $K_0-K_3$ ). Left Input (LI) and Left Output (LO) and Right Input (RI) and Right Output (RO) are available for expansion in 4-bit increments. An active LOW Output Enable input ( $\overline{EO}$ ) provides 3-state control of the data outputs ( $O_0-O_3$ ) for bus oriented applications.

The 4704B/4704BX is fully compatible with all CMOS families. The 4704B is specified to operate over a power supply voltage range of 4.5 V to 12.5 V. The 4704BX is specified to operate over a power supply voltage range of 3 V to 15 V.

- EXPANDABLE IN MULTIPLES OF FOUR BITS
- TWO 4-BIT DATA INPUT BUSSES
- 4-BIT DATA OUTPUT BUS WITH 3-STATE OUTPUT BUFFERS
- USEFUL FOR BYTE MASKING AND SWAPPING
- PROVIDES ARITHMETIC OR LOGIC SHIFT
- PROVIDES FOR SIGN EXTENSION
- GENERATES COMMONLY USED CONSTANTS
- SLIM 24-PIN PACKAGE

#### **PIN NAMES**


D <sub>0</sub> - D <sub>3</sub>	D-Bus Inputs
K <sub>0</sub> - K <sub>3</sub>	K-Bus Inputs
10 - 14	Instruction Input
LI	Shift Left Input
LO	Shift Left Output
RI	Shift Right Input
RO	.Shift Right Output
EO	Output Enable Input (Active LOW)
00 - 03	Data Outputs



pinouts (Connection Diagram) as the

Dual In-line Package.

#### **BLOCK DIAGRAM**



V<sub>DD</sub> = Pin 24

VSS = Pin 12

O = Pin Number

TABLE 1 INSTRUCTION SET FOR THE 4704B/4704BX

	IN	PUT	TS		-	וטס	PU	TS	FUNCTION		11	IPU	TS			(	TUC	PUT	S		FUNCTION
14	13	12	11	10	03	02	0	00	FUNCTION	14	13	12	11	10	LO	03	02	01	00	RO	FUNCTION
L	L	L	L	L	L	L	L	L	Byte Mask	Н	L	L	L	L	RI	RI	RI	RI	RI	sno	K-Bus Sign Extend
L	L	L	L	Н	Н	Н	Н	Н	Byte Mask	Н	L	L	L	Н	К3	K3	K <sub>2</sub>	K <sub>1</sub>	Ko		K-Bus Sign Extend
L	L	L	Н	L	L	L	L	Н	Minus "2" in 2s Comp(1)	н	L	L	Н	L	RI	RI	RI	RI	RI		D-Bus Sign Extend
L	L	L	Н	Н	L	L	L	L	Minus "1" in 2s Comp(1)	Н	L	L	Н	Н	D <sub>3</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		D-Bus Sign Extend
L	L	Н	L	L	D <sub>3</sub>	D <sub>2</sub>	D	Do	Byte Mask, D-Bus	Н	L	Н	L	L	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do	RI		D-Bus Shift Left
L	L	Н	L	Н	Н	Н	Н	Н	Byte Mask, D-Bus	Н	L	Н	L	Н	K3	K <sub>2</sub>	K <sub>1</sub>	K <sub>0</sub>	RI		K-Bus Shift Left
L	L	Н	Н	L	D3	D <sub>2</sub>	D	D0	Byte Mask, D-Bus	Н	L	Н	Н	L	BI	LI	D3	D <sub>2</sub>	D <sub>1</sub>	Do	D-Bus Shift Right
L	L	Н	Н	Н	L	L	L	L	Byte Mask, D-Bus	Н	L	Н	Н	Н		D <sub>3</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do	D-Bus Shift Right Arith(2)
L	Н	L	L	L	L	Н	H	Н	Negative Byte Sign Mask	Н	Н	L	L	L	ruo	LI	K3	K <sub>2</sub>	K <sub>1</sub>	Ko	K-Bus Shift Right
L	Н	L	L	Н	Н	Н	-	Н	Positive Byte Sign Mask	Н	Н	L	L	Н		K3	K3	K <sub>2</sub>	K <sub>1</sub>	Ko	K-Bus Shift Right Arith(2)
L	Н	L	Н	L	К3	K <sub>2</sub>	K	1 K0	Byte Mask, K-Bus	Н	Н	L	Н	L		K3	K <sub>2</sub>	K <sub>1</sub>	Ko		Byte Mask, K-Bus
L	Н	L	Н	Н	L	L	L	L	Byte Mask, K-Bus	Н	Н	L	Н	Н	-	Н	Н	Н	Н		Byte Mask, K-Bus
L	Н	Н	L	L	D <sub>3</sub>	D <sub>2</sub>	D	1 D <sub>0</sub>	Load Byte	Н	Н	Н	L	L	GREG	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do		Complement D-Bus
L	Н	Н	L	Н	К3	K <sub>2</sub>	K	K <sub>0</sub>	Load Byte	Н	Н	Н	L	Н	13	K3	K <sub>2</sub>	K <sub>1</sub>	K <sub>0</sub>		Complement K-Bus
L	Н	Н	Н	L	Н	Н	H	L	Plus "1"	Н	Н	Н	Н	L							Undefined (Reserved)
L	Н	H	Н	Н	Н	Н	Н	Н	Zero	Н	Н	Н	Н	Н							Undefined (Reserved)

H = HIGH Level

(1) Comp = Complement

L = LOW Level

(2) Arith = Arithmetic

FUNCTIONAL DESCRIPTION — The 4704B/4704BX combines the functions of a dual 4-input multiplexer, a true/complement one/zero generator, and a shift left/shift right array.

As shown in *Table 1*, there are two shift right modes. The arithmetic right shift preserves the sign bit in the most significant position while the logic shift moves all positions. Right shift is defined as a 1-bit shift toward the least significant position.

For half-word arithmetic the 4704B/4704BX provides instructions which extend the sign bit left through the more significant slices. Shift linkages are available as individual inputs and outputs for complete flexibility.

The 4704B/4704BX may be used to generate constants +1, 0, -1 and -2 in complement notation.

#### FAIRCHILD CMOS • 4704B/4704BX

**EXPANSION** – Arrays of larger than 4-bit word lengths are easily obtained. *Figure 1* illustrates a 16-bit array constructed using four devices; device 1 is the least significant and device 4 is the most significant slice. Within each slice, inputs and outputs with 'O' subscript are the least significant bits.

The  $I_1$  through  $I_4$  inputs of all devices are bussed. These four bus lines together with the  $I_0$  inputs of the devices form an 8-bit instruction bus to control the array. In some applications, it may be possible to connect the  $I_0$  inputs of devices 1 and 2 together and the  $I_0$  inputs of devices 3 and 4 together, so that only six bits are needed to control the arrays. Connecting the LO of device 1 to RI of device 2, LO of device 2 to RI of device 3, etc., provides left shift (*i.e.*, shift towards most significant bit) and sign extension. In a similar fashion right shift operation is accomplished by connecting the LI input of a device to the RO of the next more significant device.

The sign-extend group consists of two adjacent instructions differing only in  $I_0$  (refer to *Table 1*). When the code HLLHH is placed on the instruction inputs (D-Bus Sign Extend), the most significant bit of the D bus (D<sub>3</sub>) is available on the LO output. The companion code HLLHL will copy the RI input (connected to LO of the previous stage) onto the output bus (D<sub>0</sub>-D<sub>3</sub>) and to its own LO output. Thus when a sign extend function is desired (e.g., arithmetic operations on the eight least significant bits in a 16-bit machine) the code HLLH will be applied to instruction inputs ( $I_4$ ,  $I_3$ ,  $I_2$ ,  $I_3$ ) of all the 4704B/4704BX's.  $I_0$  of the most significant byte will be LOW and  $I_0$  of the least significant byte will be HIGH. In a similar fashion sign-extend function on a number present on the K-Bus is executed by the code HLLL on  $I_4$ ,  $I_3$ ,  $I_2$ , and  $I_1$ .





Fig. 1 16-BIT 4704B/4704BX ARRAY

The 4704B/4704BX provides several options for masking operations. For example, Byte Mask operation (LLLL on  $I_4$ ,  $I_3$ ,  $I_2$ ,  $I_1$ ) will force the output bus either HIGH or LOW depending on  $I_0$ . Connecting  $I_0$  of the most significant byte HIGH and  $I_0$  of the least significant byte LOW will force the outputs of the DPS array to state of 00FF (in hexadecimal notation) 16. A LOW on any output is assumed as logic 1. When the output bus of the 4704B/4704BX is used as an input to a 16-bit Arithmetic Logic Register Stack (ALSR) network (see *Figure 2*), the ALRS can execute a logic AND function between its inputs bus and one of its registers, thus masking the least significant byte of that register. More complex masking operation can be executed using the Byte AND Mask and Byte OR Mask operations (see *Table 1*).



7-249

16-BIT DATA PATH

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

	tre arrana. Cal		up al			1	IMITS		NAME OF	001 4	1116 F- 1		p. Blusen. c	together and the
SYMBOL	PARAMETE	R	1	/DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
	to high IU site		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Die 5 IV	THE HERT SERVICE	TIPLE WAS SHOUTHED
el HHz.d	Output OFF	хс	-Masi	or veta	i ni ni	y106;	oncusti	27106		of Joe	1.6 12		MIN, 25°C MAX	Output Returned
IOZH	HIGH Current	XM	Englass Englass	(4 2/0 i)	1019	thalfa	nie Teini alputatij	CUCHT-	15 m	kij ng	0.4	μА	MIN, 25°C MAX	to V <sub>DD</sub> , <del>EO</del> = V <sub>DD</sub>
100 E 1 E	Output OFF	хс	W. FEOR	Shrift Sh	30. 6/6	GIGG B	e ding	Ha ak	abe	b arts	-1.6 -12		MIN, 25°C MAX	Output Returned to VSS, EO = VDD
IOZL	LOW Current	XM	a II	l el abo	ust ye	dagras	in evel	BB 10	en teo	7750	-0.4 -12	μА	MIN, 25°C MAX	
	Quiescent	хс			32.5 250			65 500			130 1000	μА	MIN, 25°C MAX	All inputs at 0 V
DD	Supply Current	XM		To be	8.75 250	1 30		17.5 500		END	35 1000	иА	MIN. 25°C	


Notes on following page.

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS (Cont<sup>1</sup>d): V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


		-		Cinch.		LIMIT	S		A HILL	Tarilli .		
SYMBOL	PARAMETER		VDD :	= 5 V	SIL	VDD =	10 V	1	/DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay,		192	384		76	152		53	106	ns	C <sub>1</sub> = 50 pF,
<sup>t</sup> PHL	D <sub>n</sub> , K <sub>n</sub> to O <sub>n</sub>		232	464		85	170		56	112		
tPLH .	Propagation Delay,		100	200		56	112		41	82		R <sub>L</sub> = 200 kΩ
<sup>t</sup> PHL	D <sub>n</sub> , K <sub>n</sub> to LO, RO		162	324		55	110		42	84	ns	Input Transition
<sup>t</sup> PLH	Propagation Delay,		106	212		63	126		49	98		Times ≤ 20 ns
<sup>t</sup> PHL	RI to LO		178	356		61	122		49	98	ns	
tPLH	Propagation Delay,		133	266		56	112		37	74		
tPHL	LI to RO		166	332		61	122		41	82	ns	
tPLH	Propagation Delay,		204	408		83	166		57	114		
tPHL	In to On		245	490		87	174		59	118	ns	
tPLH	Propagation Delay,	10.000	122	244	\$50.0V	66	132	I I I I I	48	96		
tPHL	In to RO, LO	n (quru	199	398	2000	69	138	THE PERSON	50	100	ns	
tPZH	Output Enable	- Internal	47	94	artul 1	19	38	Chane	15	30	Si atrisi	$(R_1 = 1 k\Omega \text{ to VSS})$
tPZL	Time	e bini	68	136	0588	29	58	eteb	21	42	ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$
tPHZ	Output Disable	medi	46	92	yd E	41	82	AHEE	34	68	girla-11	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
tPLZ	Time	in action.	47	94	NEAVE	31	62	of Itali	20	40	ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$
tTLH	Output Transition	S. F. Wall	80	160	E	43	86		32	64		
<sup>t</sup> THL	Time, On		129	258		38	76		26	52	ns	
tTLH .	Output Transition	nerens	74	148	om a	42	84	Fish	32	64	1,804,18	se Xucufaisdots
tTHL	Time, LO and RO	10 325	76	152	anis lin	40	80	ritor	27	54	rs	

NOTES:
1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### **SWITCHING WAVEFORMS**



**OUTPUT ENABLE TIME** (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



**OUTPUT ENABLE TIME** (tPZL) AND OUTPUT DISABLE TIME (tPLZ)

# 4705B/4705BX ARITHMETIC LOGIC REGISTER STACK

FAIRCHILD CMOS MACROLOGIC™


**DESCRIPTION** — The Arithmetic Logic Register Stack (ALRS) is designed to implement accumulators in high performance microprogrammed digital systems. The device contains a 4-bit arithmetic logic unit (ALU), an 8-word by 4-bit RAM, and associated control logic. The ALU implements eight arithmetic and logic functions where one 4-bit operand is supplied from an external source (input data bus) and the second 4-bit operand is supplied internally from one of the eight RAM words selected by the Address Inputs (A $_0$ -A $_2$ ). The result of the operation is loaded into the same RAM location and simultaneously, is loaded into the Output Register making it available at the 3-state output data bus.

The 4705B/4705BX operates on four bits of data but features are provided for expansion to longer word lengths. Carry propagate and carry generate facilities are provided for an external carry lookahead where maximum operating speed is required. In applications where high-speed arithmetic is not needed, ripple expansion may also be implemented. The 4705B/4705BX provides three status signals: Zero, Negative and Overflow. These qualify the result of an operation. The 4705B/4705BX is fully compatible with all CMOS families. The 4705B is specified to operate over a power supply voltage range of 4.5 V to 12.5 V. The 4705B X is specified to operate over a power supply voltage range of 3 V to 15 V.

- VERY LOW POWER DISSIPATION
- EIGHT ACCUMULATORS IN A SINGLE PACKAGE
- HIGH SPEED—3.8 MHz MICROINSTRUCTION RATE TYPICALLY AT VDD=10V
- EXPANDABLE IN MULTIPLES OF FOUR BITS
- PROVIDES FOR RIPPLE OR CARRY LOOKAHEAD
- IMPLEMENTS 64 MICROINSTRUCTIONS
- PROVIDES STATUS ZERO, NEGATIVE, AND OVERFLOW
- 3-STATE OUTPUTS
- SLIM 24-PIN PACKAGE

#### PIN NAMES

$\overline{D}_0 - \overline{D}_3$	Data Inputs (Active LOW)
A0 - A2	Address Instruction Inputs
10 - 12	ALU Instruction Inputs
MSS	Most Significant Slice Input (Active HIGH)
CP	Clock Input
EO	Output Enable Input (Active LOW)
EX	Execute Input (Active LOW)
$\overline{O}_0 - \overline{O}_3$	Data Outputs (Active LOW)
$\overline{W}$	Ripple Carry Outputs (Active LOW)
X	Carry Propagate Output
Y	Carry Generate Output
Z	Zero Status Output (Active HIGH,
	Open Collector)






TABLE 1
INSTRUCTION FIELD ASSIGNMENT

12 11 10	INTERNAL OPERA	TION
LLL	R <sub>x</sub> plus D-Bus plus 1 → R <sub>x</sub>	Accumulate
LLH	R <sub>x</sub> plus D-Bus → R <sub>x</sub>	Accumulate
LHL	R <sub>X</sub> • D-Bus → R <sub>X</sub>	Logical AND
LHH	D-Bus → R <sub>X</sub>	Load
HLL	R <sub>X</sub> → Output Register	Output
HLH	R <sub>x</sub> + D-Bus →	Logical OR
HHL	R <sub>X</sub> ⊕ D-Bus → R <sub>X</sub>	Exclusive OR
ннн	D-Bus → R <sub>X</sub>	Load Complement

H = HIGH Level L = LOW Level

NOTES:

- 1. R<sub>X</sub> is the RAM location addressed by A<sub>0</sub>-A<sub>2</sub>.
- 2. The result of any operation is always loaded into the Output Register.

**FUNCTIONAL DESCRIPTION** — As shown in the block diagram, the 4705B/4705BX Arithmetic Logic Register Stack (ALRS) consists of a 4-bit ALU, an 8-word by 4-bit RAM with output latches, an Instruction Decoder, Control Logic and a 4-bit Output Register.

The ALU receives the active LOW input data  $(\overline{D}_0 - \overline{D}_3)$  as one operand while the RAM provides the second operand through latches. The ALU output is stored in both the RAM and Output Register. The active LOW output data  $(\overline{O}_0 - \overline{O}_3)$  is obtained from the Output Register through 3-state buffers. An active LOW Output Enable  $(\overline{EO})$  input controls these buffers; a HIGH level EO disables the buffers (high impedance state).

The instruction bus for the 4705B/4705BX consists of two fields, A and I;  $A_0-A_2$  specify the desired location of the RAM and  $I_0-I_2$  specify the desired function to be performed. Table 1 lists instruction code assignments. Thus, the 4705B/4705BX provides eight accumulators ( $R_0-R_7$ ) and eight different operations may be performed on any of these accumulators. The  $I_0-I_2$  inputs are decoded by the Instruction Decoder to generate necessary control signals for the ALU. The ALU also generates and transmits to the control logic the following signals: Carry Out (C), Carry Propagate (P), Carry Generate (G), Negative (N) and Overflow (V) status. The control logic manipulates the status signals as a function of  $I_0-I_2$  and a control input MSS. A HIGH on the MSS input declares the most significant slice in a 4705B/4705BX array (the MSS can be tied directly to  $V_{DD}$ ). All devices, except the most significant 4705B/4705BX should have a LOW level (ground) on the MSS input. The control logic generates three device outputs ( $\overline{W}$ ,  $\overline{X}$  and  $\overline{Y}$ ) for arrayed operation. An all zero result from the ALU is decoded and presented at the open collector Zero (Z) output.

The I<sub>O</sub> input serves a dual purpose. For arithmetic instructions, it is used as the carry input and for non-arithmetic instructions it serves as an instruction input. This is possible because only two arithmetic instructions require carry. The dual purpose use of I<sub>O</sub> plays an important role in 4705B/4705BX expansion schemes.

Operation — The 4705B/4705BX operates on a single clock. A microcycle starts as the clock goes HIGH. For normal operation the Execute ( $\overline{EX}$ ) is LOW. Data is read from the RAM through enabled latches and applied as one operand to the ALU. Data inputs ( $\overline{D}_0-D_3$ ) are applied to the ALU as the other operand and the operation as determined by instruction lines  $I_0-I_2$  is executed. When CP is LOW, the latches are disabled and the result of the operation is written back into the RAM provided that  $\overline{EX}$  is LOW. The A lines must obviously be held stable during this time. On the LOW-to-HIGH transition of the CP, the result of the operation is loaded into the output register and a new microcycle can start. If  $\overline{EX}$  is held HIGH, the operation selected by the I and A inputs is performed, but the result is not written back into the RAM and is not clocked into the output register.

**EXPANSION** — The 4705B/4705BX is organized to operate on a 4-bit wide data bus but can easily be expanded for longer words. Expansion requires that carries from lesser significant slices be propagated towards the most significant slice. The 4705B/4705BX provides full lookahead capability for high speed arithmetic. Appropriate Carry Generate  $(\overline{Y})$  and Carry Propagate  $(\overline{X})$  outputs are provided so that only one external carry lookahead generator is needed for every four 4705B/4705BX's. When speed is not a prime consideration, it is possible to implement ripple carry expansion.

In arrayed operation, it is common to bus the  $\overline{EX}$ , CP and  $\overline{EO}$  inputs of all devices. The Z output is open—drain—and—is normally OR-tied with the other devices and to an external load resistor so that a HIGH level indicates a zero result from an operation in the array.

Figure 1 shows a ripple carry 16-bit wide array using four 4705B/4705BX's. The MSS input is tied to  $V_{DD}$  on the most significant slice (ALRS 4); the MSS inputs of the other devices are tied to ground. The instruction bus of this array consists of A-field and 1-field. A-field is obtained by connecting corresponding A inputs of all four devices. The  $I_0$  input of device 1 (i.e., least significant slice) in conjunction with the bussed  $I_1$ ,  $I_2$  inputs forms the I-field for the array. The  $I_0$  inputs of devices 2, 3 and 4 are connected to the  $\overline{W}$  outputs of devices 1, 2 and 3 respectively. The ALU network generates the carry propagate output. The control logic operates on this signal as a function of  $I_1$  and  $I_2$  to generate the  $\overline{W}$  output. If both  $I_1$  and  $I_2$  are LOW (i.e., an arithmetic instruction), the  $\overline{W}$  output is the carry output of that slice. In case of non-arithmetic instructions, it assumes the state of the  $I_0$  input. Thus, in Figure 1, if an arithmetic instruction is specified, carry propagates through the  $\overline{W}$  output to  $I_0$  input of the next higher significant slice. On the other hand, non-arithmetic instructions effectively connect all  $I_0$  inputs together to form the I-field for the array. The  $\overline{W}$  output of device 4 is the carry output from the array. The control logic also generates  $\overline{X}$  and  $\overline{Y}$  outputs which participate in expansion when full carry lookahead is required. These outputs are normally ignored in ripple expansion except for the most significant slice. In the most significant slice,  $\overline{X}$  and  $\overline{Y}$  correspond to Negative and Overflow status signals.

The  $\overline{X}$  output of device 4 is LOW, if the result of an operation has its most significant bit as "1" (i.e., negative result). Similarly a LOW on  $\overline{Y}$  output of device 4 indicates that arithmetic overflow has occurred. If the two operands have the same sign and the result has opposite sign, then it is assumed that an overflow has occurred. It should be noted that  $\overline{W}$ ,  $\overline{X}$  and  $\overline{Y}$  are not controlled by  $\overline{EX}$  or CP. Figure 2 shows a 16-bit array with full carry lookahead expansion. Implementation of the lookahead scheme requires the use of an external 4582B in addition to the four 4705B/4705BX's in the array. Since device 1 is the least significant and device 4 is the most significant slice, the MSS inputs of the first three devices are connected to ground while device 4 has a HIGH at this input. The A-field for the array instruction bus is obtained by connecting corresponding A' inputs of all four devices. Bussed I<sub>1</sub> and I<sub>2</sub> inputs together with the I<sub>0</sub> input of device 1 from the I-field for the array. The I<sub>0</sub> inputs for devices 2, 3 and 4 are obtained from the 4582B Carry Outputs ( $C_{n+x'}C_{n+z}$  respectively). Also the P and G inputs of

#### FAIRCHILD CMOS • 4705B/4705BX

4582B are connected to  $\overline{X}$  and  $\overline{Y}$  outputs of the 4705B/4705BX as shown. The control logic in the 4705B/4705BX (see block diagram) generates  $\overline{X}$  and  $\overline{Y}$  outputs as a function of  $I_1$ ,  $I_2$  and MSS inputs as well as the Carry Generate and Carry Propagate outputs of the ALU. If the MSS input of a slice is LOW and an arithmetic instruction is specified, its  $\overline{X}$  output is treated as carry-in into a slice irrespective of MSS. Thus, whenever  $I_1$  and  $I_2$  are LOW, the array behaves as an adder with full carry lookahead. The  $\overline{W}$  outputs still reflect carry output, which is ignored for devices 1, 2 and 3. The  $\overline{W}$  output of device 4 is the carry output from the array. Also note that the  $I_0$  input of device 1 is not only an instruction input but also provides the carry input to the array so the  $I_0$  input of device 1 must be connected to the appropriate 4582B input as shown.

When a non-arithmetic instruction is specified to the array, the control logic of the 4705B/4705BX forces a LOW on  $\overline{X}$  and a HIGH on  $\overline{Y}$  outputs on all except the most significant slice. An examination of the 4582B logic reveals that whenever P is LOW and G is HIGH the associated carry output is the same as the carry input. Thus, in Figure 2 devices 2, 3, and 4 will assume the logic level as that presented to the  $I_0$  input of device 1 during non-arithmetic instructions effectively bussing  $I_0$  through all four devices. As in the case of ripple expansion  $\overline{X}$  and  $\overline{Y}$  outputs of device 4 represent Negative and Overflow from the array.




Fig. 1
RIPPLE CARRY EXPANSION




Fig. 2
CARRY LOOKAHEAD EXPANSION

DC	CHARACTERISTICS:	Von as shown	Vcc = 0 \	/ (See Note 3)

	AN AU PUR PRI		BOI IN	171130		WEIT'S	LIMIT	S	Here		S. KILLY	100 E 10		ISTRIBLE SE GARAGE
SYMBOL	PARAMETE	R	V	DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
Transfer of		rind a	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Sheet N	sala e atri	Vincial School
	to recure Wi	хс	bits I	1 4	twell i	i hon	ethe al	doube	, luga	o ymi	1.6	n Alitz (d	MIN, 25°C	heeds about year
lozh	Output OFF	~~	VQUITE!	SEL SER	Alter a	O Ref	es) Ebi	10 191	PEGEL	W3 18	12	μА	MAX	Output Returned
OZH	Current HIGH	XM		MIST/	no requ	eric a	122151	minne s	id Jerry	F 50	0.4	μА	MIN, 25°C	to VDD, EO = VDD
		A IVI	Essai.								12		MAX	and the second of the second
		хс	T me				CIENTE.			J. Carlo	-1.6	Like took	MIN, 25°C	HOUSE V and HOUSE
Con to the	Output OFF	VC.				LUC LO	3230		Party of	L. Harris	- 12		MAX	Output Returned
IOZL	Current LOW	XM	nest of	toloraet i	ros-rurs	10000	KER	uvats 1	bini		-0.4	μА	MIN, 25°C	to VSS EO = VDD
	SOL SE TERRITOR	XIVI	on B		30.0	ofus	Y and	N ne	anzez	5500	- 12	10 8 dt 1	MAX	a neak lije dakvanda
	Quiescent	V.0			32.5			65			130		MIN, 25°C	Lygon and mort
	Power	XC			250			500			1000		MAX	All inputs at
IDD	Supply	VAA			8.75			17.5			35	μА	MIN, 25°C	0 V or VDD
	Current	AIVI			250		10000	500	15		1000		MAX	00

Notes on following page.

### FAIRCHILD CMOS • 4705B/4705BX

						LIMITS	S			1657	1-1224	SWITTER THE VIEW I
SYMBOL	PARAMETER	1	DD =	5 V	\	DD =	10 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		(Note 6)
t <sub>PLH</sub>	Propagation Delay,	-03	163	326		71	142	Like H	50	100		== ==
tPHL	CP to On		174	348		70	140		49	98	ns	EO = EX = VSS
tPLH .	Propagation Delay,	ARL LAIR	120	240		55	110	1101	39	78	The second	
tPHL	I <sub>0</sub> to W		139	278		56	112	110	40	80	ns	I <sub>1</sub> or I <sub>2</sub> = V <sub>DD</sub>
tPLH	Propagation Delay,	St 2 188	251	502	999	101	202	100	71	142	Select Inc	BENTAL STEEN
tPHL	$\overline{D}_n$ to $\overline{W}$		186	372		61	122	1550	. 43	86	ns	11 or 12 = VSS
tPLH	Propagation Delay,	8-1-9-	382	764	TT I	150	300		105	210	100 AL (8	MSS = V <sub>DD</sub>
tPHL	$\overline{D}_n$ to $\overline{X}$ , $\overline{Y}$		363	726		140	280	100	98	196	ns	I <sub>1</sub> = I <sub>2</sub> = V <sub>SS</sub>
tPLH	Propagation Delay,	0 1.01	161	322	01	58	116	1800	41	82	PAR SALD	MSS = I <sub>1</sub> = I <sub>2</sub> =
†PHL	$\overline{D}_{n}$ to $\overline{X}$ , $\overline{Y}$		239	478		90	180	900	63	126	ns	Vss
	Propagation Delay,	-4	211	422	-	96	192	100	68	136	100.00	- 33
<sup>t</sup> PLH <sup>t</sup> PHL	I <sub>1</sub> , I <sub>2</sub> to $\overline{X}$ , $\overline{Y}$		266	532		109	218	108	77	154	ns	MSS = V <sub>SS</sub>
		115	360	720		179	358	1300	126	262	100121	$R_1 = 1k\Omega$ to
<sup>t</sup> PLH	Propagation Delay, Dn to Z		251	502		95	190	100	67	134	ns	VDD
<sup>t</sup> PHL							166		59	118		VDD
<sup>t</sup> PLH	Propagation Delay,		198	396 452		83	174		61	122	ns	1 <sub>1</sub> = 1 <sub>2</sub> = V <sub>SS</sub>
tPHL .	I <sub>0</sub> to W		226	452		-	1/4		100			
tPLH .	Propagation Delay,		152	304		73	146		52	104	ns	I <sub>1</sub> = I <sub>2</sub> = V <sub>SS</sub>
<sup>t</sup> PHL	11, 12 to W	OCA ayear no	252	504	in the second	104	208	Section 1	73	146	113	resid of colonies (5). The
tPLH	Propagation Delay,		317	634		123	246	1 3 7 1	87	174	The state of the s	I <sub>1</sub> = I <sub>2</sub> = MSS =
t <sub>PHL</sub>	$\overline{D}_3$ to $\overline{X}$		401	802	lab also	152	304	The same of	107	214	ns	V <sub>DD</sub>
tPLH .	Propagation Delay,		397	794		161	322		113	226	S. D. Marie	I <sub>1</sub> = I <sub>2</sub> = MSS =
tPHL	$A_n$ to $\overline{X}$ $\overline{Y}$		538	1076		213	426		150	300	ns	VSS
tPLH	Propagation Delay,		527	1054	180	205	410		144	288		I <sub>1</sub> = I <sub>2</sub> = V <sub>SS</sub>
tPHL	$A_n$ to $\overline{X}$ , $\overline{Y}$		668	1336		269	538		189	378	ns	MSS = V <sub>DD</sub>
tPLH	Propagation Delay,		519	1038		202	404	1877-1	142	284	Legis I	I <sub>1</sub> = I <sub>2</sub> = MSS =
tPHL	$A_n$ to $\overline{X}$		695	1380		279	558		196	392	ns	VDD
tPLH	Propagation Delay,		556	1112		229	458		161	322		
tPHL	An to W		415	830		161	322		113	226	ns ,	I <sub>1</sub> = I <sub>2</sub> = V <sub>SS</sub>
tPLH	Propagation Delay,		512	1024	17.5	236	472		166	332		
tPHL	A <sub>n</sub> to Z		618	1236		245	490		172	344	ns	I <sub>1</sub> = I <sub>2</sub> = V <sub>SS</sub>
<sup>t</sup> PLH	Propagation Delay,		143	286		71	142		50	100		I <sub>1</sub> = I <sub>2</sub> = V <sub>SS</sub>
tPHL	$I_1, I_2 \text{ to } \overline{X}, \overline{Y}$		338	676		134	268		94	188	ns	MSS = V <sub>DD</sub>
t <sub>PLH</sub>	Propagation Delay,		171	342		85	170		60	120		I <sub>1</sub> = I <sub>2</sub> = V <sub>SS</sub>
tPHL	In to X, Y		304	608		118	236		83	166	ns	MSS = V <sub>DD</sub>
tPLH	Propagation Delay,		370	740		186	392	125	131	262		
tPH.L	11, 12 to Z		276	552		109	218		77	154	ns	I <sub>1</sub> = I <sub>2</sub> = V <sub>SS</sub>
tPLH	Propagation Delay,		298	596	17	155	310		109	218		
tPHL	In to Z		177	354		70	140		49	98	ns	I <sub>1</sub> = I <sub>2</sub> = V <sub>SS</sub>
	Output Enable		71	142		36	72	-	26	52		$(R_1 = 1 k\Omega \text{ to Vss})$
<sup>t</sup> PZH <sup>t</sup> PZL	Time		58	116		27	54		19	38	ns	$(R_L = 1 k\Omega \text{ to VDD})$
	Output Disable		71	142		40	80		28	56		$(R_L = 1 k\Omega \text{ to VSS})$
tPHZ	Time		79	158		40	84		30	60	ns	$(R_L = 1 \text{ k}\Omega \text{ to VSS})$
<sup>t</sup> PLZ		1	95			54	108		38	76		11. F - 1 K25 10 ADD
<sup>t</sup> TLH	Output Transition Time	Edg With	67	190	Pla -	27	108		19	38	ns	C <sub>1</sub> = 50 pF

Notes on following page.

#### FAIRCHILD CMOS • 4705B/4705BX

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: (Cont'd)

VDD as shown, VSS = 0 V, TA = 25 C (See Note 4)

						LIMIT	S				SEE SEP	HAM TOTAL	
SYMBOL	PARAMETER	V	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS		
N. Salar		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	William Ball	(Note 6)	HE.JF
tCW	Minimum Clock Period	1018	509		526	263	00-	370	185		ns	Almania 4	
*WCP(L)	CP Minimum Pulse Width (LOW)	214	107	BE	102	51	1827	72	36		ns	Vi ni pi	
twCP(H)	CP Minimum Pulse Width (HIGH)	484	242	1207	222	111	199	156	78		ns	- const-4	
ts	Set-UP Time, EX to CP	326	163	118	198	99	181	134	67		ns	Name of	
th	Hold Time, EX to CP	20	0		15	0	1000	10	0		ns	- C <sub>I</sub> = 50 pF,	
ts	Set-Up Time, An to CP	452	226	O No.	168	84	1003	118	59			$R_1 = 200 \text{ k}\Omega$	
th	Hold Time, An to CP	20	0	80	15	-1	Teal.	10	0		ns	EX = V <sub>SS</sub>	
ts	Set-Up Time, Dn to CP	500	250	Fair 1	198	99	122	140	70			EX - VSS	
th	Hold Time, Dn to CP	-35	-69	100	-11	-21	1300	-8	-15		ns	and the second	
ts	Set-Up Time, In to CP	502	251	Bor	224	112	805	158	79		-	mgf win	
th	Hold Time, In to CP	-29	-57	DET	-12	-23	Test T	-9	-17		ns	-manual	
fMAX	Input Count Frequency (Note 1)	0.98	1.97	100	1.9	3.8	138	2.47	4.94		MHz	Emp Jay	

#### NOTES:

- 1. For  $f_{MAX}$  input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V and 3 μs at V<sub>DD</sub> = 15 V.
   Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

- Propagation Delays and Output transition times are graphically described in this section under 4000B Series CMOS Family Characteristics. The Internal Clock is generated from CP and EX. The Internal Clock is HIGH if EX or CP is HIGH, LOW if EX and CP are LOW. For timing considerations the EX, CP two input active LOW AND gate is considered to exhibit no propagation delay. Actual timing requirements are referenced to the external CP and EX inputs.
- Input Transition Times ≤ 20 ns.


SWITCHING WAVEFORMS

#### EO0 50% 50% t<sub>PHZ</sub> <sup>t</sup>PZH


 $\bar{o}_n$ 

**OUTPUT ENABLE TIME** (tpZH) AND OUTPUT DISABLE TIME (tpHZ)

HIGH Z "OFF" STATE 10%



**OUTPUT ENABLE TIME** (tpZL) AND OUTPUT DISABLE TIME (tpLZ)



PROPAGATION DELAYS, A<sub>n</sub> to Z, I<sub>n</sub> to Z,  $\overline{D}_n$  to Z, A<sub>n</sub> to  $\overline{X}$ ,  $\overline{Y}$ , I<sub>n</sub> to  $\overline{X}$ ,  $\overline{Y}$ , I<sub>n</sub> to  $\overline{X}$ ,  $\overline{Y}$ , D<sub>n</sub> to  $\overline{X}$ ,  $\overline{Y}$ , A<sub>n</sub> to  $\overline{W}$ , I<sub>n</sub> to  $\overline{W}$ , D<sub>n</sub> to  $\overline{W}$ , I<sub>n</sub> to  $\overline{O}_n$  SET-UP AND HOLD TIMES  $\overline{EX}$  TO CP, A<sub>n</sub> TO CP, Dn to CP, In to CP, MINIMUM INTERNAL CLOCK PULSE

#### NOTES:

- a. Delay for logical operation ( $I_1$  or  $I_2$  = HIGH) b. Delay for arithmetic operation ( $I_1$  =  $I_2$  = LOW)
- c. Set-up Times (t<sub>s</sub>) and Hold Times (t<sub>h</sub>) are shown as positive values but may be specified as negative values.

## 4706B/4706BX PROGRAM STACK

FAIRCHILD CMOS MACROLOGIC™

**DESCRIPTION** —The 4706B/4706BX is a 16-word by 4-bit "push-down pop-up" Program Stack. It is designed to implement Program Counter (PC) and return address storage for nested subroutines in programmable digital systems. The 4706B/4706BX executes 4 instructions: Return, Branch, Call and Fetch as specified by a 2-bit instruction. When the device is initialized, PC is in the top location of the stack. As a new PC value is "pushed" into the stack (Call operation), all previous PC values effectively move down one level. The top location of the stack is the current PC. Up to 15 new program counter values can be stored, which gives the 4706B/4706BX a 15 level nesting capability. "Popping" the stack (Return operation) brings the most recent PC to the top of the stack. The remaining two instructions affect only the top location of the stack. In the Branch operation a new PC value is loaded into the top location of the stack from the  $\overline{D}_0 - \overline{D}_3$  inputs. In the Fetch operation, the contents of the top stack location (current PC value) are put on the  $X_0 - X_3$  bus and the current PC value is incremented.


The 4706B/4706BX may be expanded to any word length without additional logic. 3-state output drivers are provided on the 4-bit address outputs  $(X_0-X_3)$  and data outputs,  $(\overline{O}_0-\overline{O}_3)$ ; the X-Bus outputs are enabled internally during the Fetch instruction while the O-bus outputs are controlled by an Output Enable  $(\overline{EO}_0)$ . Two status outputs, Stack Full  $(\overline{SF})$  and Stack Empty  $(\overline{SE})$  are provided. The 4706B/4706BX is fully compatible with all CMOS families.

The 4706B is specified to operate over a power supply voltage range of 4.5 V to 12.5 V. The 4706BX is specified to operate over a power supply voltage range of 3 V to 15 V.

- 16-WORD BY 4-BIT LIFO
- 15-LEVEL NESTING CAPABILITY
- 2 MHz MICROINSTRUCTION RATE
- PROGRAM COUNTER LOADS FROM DATA BUS
- OPTIONAL AUTOMATIC INCREMENT OF PROGRAM COUNTER
- STACK LIMIT STATUS INDICATORS
- SLIM 24-PIN PACKAGE
- 3-STATE OUTPUTS
- VERY LOW POWER DISSIPATION

#### **PIN NAMES**

D <sub>0</sub> - D <sub>3</sub>	Data Inputs (Active LOW)
10, 11	Instruction Inputs
EX	Execute Input (Active LOW)
CP	Clock Input
MR	Master Reset Input (Active LOW)
CI	Carry Input (Active LOW)
EO <sub>0</sub>	Output Enable Input (Active LOW)
$\overline{O}_0 - \overline{O}_3$	Output Data Outputs (Active LOW)
X0 - X3	Address Outputs
CO	Carry Output (Active LOW)
SF	Stack Full Output (Active LOW)
SE	Stack Empty Output (Active LOW)



#### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.




TABLE 1
INSTRUCTION SET FOR THE 4706B/4706BX

11 10	INSTRUCTION	INTERNAL OPERATION	X-BUS	O-BUS (WITH EO LOW)
LL	Return (Pop)	Decrement Stack Pointer	Disabled	Depending on the relative timing of EX and CP, the outputs will reflect the current program counter or the new value while CP is LOW. When CP goes HIGH again, the output will reflect the new value.
LН	Branch (Load PC)	Load D-Bus into Current Program Counter Location	Disabled	Current Program Counter until CP goes HIGH again, then updated with newly entered PC value.
H L	Call (Push)	Increment Stack Pointer and Load D-Bus into New Program Counter Location	Disabled	Depending on the relative timing of EX and CP, the outputs will reflect the current program counter or the previous contents of the incremented SP location. When CP goes HIGH again, the outputs will reflect the newly entered PC value.  See Switching Waveforms for details.
нн	Fetch (Increment PC)	Increment Current Program Counter if CI is LOW	Current Program Counter while both CP and EX are LOW, disabled while CP or EX is HIGH	Current Program Counter until CP goes HIGH again, then updated with incremented PC value.

**FUNCTIONAL DESCRIPTION** — As shown in the block diagram, the 4706B/4706BX consists of an Input Multiplexer, a 16 X 4 RAM with output latches addressed by the Stack Pointer (SP), an incrementor, control logic, and output buffers. The 4706B/4706BX is organized around three 4-bit busses; the input data bus  $(\overline{D}_0 - \overline{D}_3)$ , output data bus  $(\overline{O}_0 - \overline{O}_3)$  and the address bus  $(X_0 - X_3)$ . The 4706B/4706BX implements four instructions as determined by Inputs  $\underline{I}_0$  and  $\underline{I}_1$  (see Table 1). The O-Bus is derived from the RAM output latches and enabled by a LOW on the Output Enable  $(\overline{EO}_0)$  input. The X-Bus is also derived from the output latches; it is enabled internally during the Fetch instruction. Execution of instructions is controlled by the Execute  $(\overline{EX})$  and Clock (CP) inputs.

Fetch Operation – The Fetch operation places the content of the current Program Counter (PC) on the X-Bus. If the Carry In  $(\overline{CI})$  is LOW, the current PC is incremented in preparation for the next Fetch. If  $\overline{CI}$  is HIGH, the value of the current PC is unchanged, (Iterative Fetch).

The instruction code is set up on the I lines when CP is HIGH. The Execute  $(\overline{EX})$  is normally LOW at this time. The control logic interprets I<sub>0</sub> and I<sub>1</sub> and selects the incrementor output as the data source to the RAM via the Input Multiplexer. The current PC value is loaded into the latches and is available on the O-Bus if  $\overline{EO}_0$  is LOW. When CP is LOW the latches are disabled from following the RAM output, when both CP and  $\overline{EX}$  are LOW, buffers are enabled, applying the current PC to the X-Bus. The output of the incrementor is written into the RAM during the period when CP and  $\overline{EX}$  are LOW. If  $\overline{CI}$  is LOW, the value stored in the current PC, plus one, is written into the RAM. If  $\overline{CI}$  is HIGH, the current PC is not incremented. Carry Out  $(\overline{CO})$  is LOW when the content of the current PC is at its maximum, i.e., all ones and the Carry In  $(\overline{CI})$  is LOW. When CP or  $\overline{EX}$  goes HIGH, writing into the RAM is inhibited and the address buffers  $(X_0 - X_3)$  are disabled.

Branch Operation – During a Branch operation, the data inputs  $(\overline{D}_0 - \overline{D}_3)$  are loaded into the current program counter.

The instruction code and the  $\overline{\text{EX}}$  Input are set up when CP is HIGH. The Stack Pointer remains unchanged. When CP goes LOW (assuming  $\overline{\text{EX}}$  is LOW) the D-Bus Inputs are written into the current PC. The X-Bus drivers are not enabled during a Branch operation.

Call Operation - During a Call operation the content of the data bus is loaded into the top location of the stack and all previous PC values are effectively moved down one level.

The instruction code and the  $\overline{EX}$  input are set up when CP is HIGH. When  $\overline{EX}$  is LOW, a "one" is added to the Stack Pointer value thus incrementing the RAM address. Since the output latches go to the nontransparent or store mode when CP is LOW, the O-Bus outputs will reflect the RAM output at the CP negative-going transition. If  $\overline{EX}$  goes LOW considerably before CP goes LOW, the O-Bus will correspond to the previous contents of the incremented RAM address after CP goes LOW. If CP goes LOW a very short time after  $\overline{EX}$ , the O-Bus will remain unchanged until the LOW to HIGH transition of CP.

When CP is LOW (assuming  $\overline{\text{EX}}$  is LOW) the D-Bus inputs are written into this new RAM location. On the LOW-to-HIGH transition of CP, the incremented Stack Pointer value is loaded into the Stack Pointer and the O-Bus outputs reflect the newly entered data. When the RAM address is "1111" the Stack Full output ( $\overline{\text{SF}}$ ) is LOW, indicating that no further Call operations should be initiated. If an additional Call operation is performed SP is incremented to (0000), the contents of that location will be written over,  $\overline{\text{SF}}$  will go HIGH and the Stack Empty ( $\overline{\text{SE}}$ ) will go LOW.

The X-Bus drivers are not enabled during a Call operation.

Return Operation - During the Return operation the previous PC is "popped" to become the current PC.

The instruction is set up when  $\overline{CP}$  is HIGH. When  $\overline{EX}$  is LOW, a "one" is subtracted from the Stack Pointer value, thus decrementing the RAM address. If  $\overline{EX}$  goes LOW considerably before CP goes LOW, the O-Bus will correspond to the new value after  $\overline{EX}$  goes LOW. If CP goes LOW a short time after  $\overline{EX}$ , the O-Bus will remain unchanged until the LOW-to-HIGH transition of CP.


On the LOW-to-HIGH transition of CP the decremented Stack Pointer value is loaded into the Stack Pointer and the O-Bus outputs correspond to the new "popped" value.

The X-Bus drivers are not enabled during a Return operation. When the RAM address is "0000", the Stack Empty output  $(\overline{SE})$  is LOW, indicating that no further return operations should be initiated. If an additional Return operation is performed, SP is decremented to "1111", the  $\overline{SE}$  will go HIGH and the Stack Full output  $(\overline{SF})$  will go LOW. A LOW on the Master Reset  $(\overline{MR})$  causes the SP to be reset and the contents of that RAM location (0000) to be cleared. The Stack Empty  $(\overline{SE})$  output goes LOW. This operation overrides all other inputs.

**EXPANSION** –The 4706B/4706BX may be expanded to any word length in multiples of four without external logic. The connection for expanded operation is shown in *Figure 1*. Carry In  $\overline{(CI)}$  and Carry Out  $\overline{(CO)}$  are connected to provide automatic increment of the current program counter during Fetch. The  $\overline{CI}$  input of the least significant 4706B/4706BX is tied LOW to ground.

If automatic increment during Fetch is not desired, the CI input of the least significant 4706B/4706BX is held HIGH.

### FAIRCHILD CMOS • 4706B/4706BX



\*Tie to V<sub>DD</sub> to disable automatic increment.

Fig. 1 4706B/4706BX EXPANSION A 16 X 12-PROGRAM STACK

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAMETER		V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
lozh	Output OFF Current HIGH	хс									1.6 12		MIN, 25°C MAX	Output Returned
		XM									0.4	μΑ	MIN, 25°C MAX	to $V_{DD}$ , $\overline{EO}_0 = V_{DD}$
	Output OFF	хс									-1.6 - 12		MIN, 25°C MAX	Output Returned
IOZL	Current LOW	XM									-0.4 - 12	μА	MIN, 25°C MAX	to V <sub>SS</sub> $\overline{EO}_0$ = V <sub>DD</sub>
	Quiescent Power	хс	1		32.5 250			65 500			130 1000	ALCO IN	MIN, 25°C MAX	All inputs at
	Supply Current	XM			8.75 250	Maste	cars	17.5 500	i rus	op c	35 1000	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


Notes on following pages

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (ALL MODES OF OPERATION)


						LIMIT	S			1688.3		
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		(See Note 2)
<sup>t</sup> PZH	Output Enable Time		144	288		62	124		47	94	ns	$(R_L = 1 k\Omega \text{ to VSS})$
tPZL	Output Enable Time		126	252		48	96		34	68	115	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> ) (R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
tPHZ	Output Disable Time		162	324	10000	67	134	1	45	90	ne	
tPLZ	Output Disable 11me		121	242	10.01	59	118		38	76	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub>
tTLH	Output Transition Time		60	120	1	30	60		20	40		
tTHL	Output Transition Time		60	120		30	60	-	20	40	ns	
trec	MR Recovery Time	538	269		440	220	E	296	148		ns	$C_L = 50 \text{ pF},$ $R_1 = 200 \text{ k}\Omega$
twMR(L)	MR Minimum Pulse Width	314	157		116	58		74	37		ns	_
twCP(L)	CP Minimum Pulse Width, LOW	520	260		142	71		80	40			Input Transition
twCP(H)	CP Minimum Pulse Width, HIGH	622	311	1	196	98	24	90	45		ns	Times ≤ 20 ns
tco	Clock Period	1142	571		558	279		440	220		ns	

Notes on following pages.

#### RESET OPERATION



MINIMUM MR PULSE WIDTH AND MR RECOVERY TIME



 $\overline{\text{EO}}_0$  TO OUTPUT ENABLE AND DISABLE TIMES

NOTE: Set-up  $(t_s)$  and Hold  $(t_h)$  Times are shown as positive values but may be specified as negative values.


#### FAIRCHILD CMOS • 4706B/4706BX

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (BRANCH OPERATION)

	PARAMETER				UNITS							
SYMBOL		V <sub>DD</sub> = 5 V				V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1	(See Note 2)
<sup>t</sup> PLH	Bassastian Dalau CR to O		287	574		109	218		78	156		
tPHL	Propagation Delay, CP to On		238	476		84	168		61	122	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200 kΩ
ts	Set-Up Time, In to EX	172	86		58	29		42	21	13 m	1	
th	Hold Time, In to EX	20	0		15	0		10	0		ns	
ts	Set-Up Time, Dn to CP	182	91	Sec. a	106	53	233.2	64	32	1		Input Transition
th	Hold Time, Dn to CP	20	.0		15	0		10	0		ns	Times ≤ 20 ns
th	Hold Time, In to CP	20	0		15	0		10	0		ns	
twEX	Min. EX Pulse Width	188	94	N	74	37		50	25		ns	

Notes on following pages.

#### BRANCH OPERATION, CP GOES HIGH BEFORE EX




PROPAGATION DELAY CP TO  $\overline{O}_n$  AND SET-UP AND HOLD TIMES,  $I_n$  TO  $\overline{EX}, \overline{D}_n$  TO CP AND  $I_n$  TO CP

CONDITIONS:  $\overline{EO}_0 = LOW$ 

NOTE: Set-up  $(t_s)$  and Hold  $(t_h)$  Times are shown as positive values but may be specified as negative values.

#### FAIRCHILD CMOS • 4706B/4706BX



PROPAGATION DELAY, CP TO  $\overline{O}_n$ , MINIMUM  $\overline{EX}$  PULSE WIDTH AND SET-UP AND HOLD TIMES,  $I_n$  TO  $\overline{EX}$ ,  $\overline{EX}$  TO CP AND  $I_n$  TO CP


 $\label{eq:conditions: EO} \text{CONDITIONS: } \overline{EO}_0 = \text{LOW}$  NOTE: Set up  $(t_s)$  and Hold  $(t_h)$  Times are shown as positive values but may be specified as negative values.

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (CALL OPERATION ONLY)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		(See Note 2)
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CP to $\overline{O}_n$		513 461	1026 922	N.	182 161	364 322		121 104	242 208	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, EX to $\overline{O}_n$		480 505	960 1010		134 180	268 360		99 127	198 254	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay,  EX to SE or SF	Me.	202 240	404 480		110 127	220 254	1	77 89	154 178	ns	
ts	Set-Up Time, EX to In	96	48		48	24		34	17		ns	C <sub>L</sub> = 50 pF,
th	Hold Time, CP to In	20	0		15	0		10	0		ns R <sub>L</sub> = 200 kΩ	
t <sub>s1</sub> EX	Set-Up Time, EX to CP With Data On On While CP = LOW	848	424		324	162	mato-	186	93		ns	Input Transition Times ≤ 20 ns
t <sub>s2</sub> EX	Set-Up Time, EX to CP With No Change In On While CP = LOW	20	0		15	0		10	0		ns	
thEX	Hold Time, CP to EX	20	0	min , 3	15	0	on to	10	0		ns	
ts	Set-Up Time, Dn to CP	426	213	QMAS	194	97	DY NE	128	64		ns	
th	Hold Time, Dn to CP	20	0		15	0		10	0	130	ns	

Notes on following pages.

#### SWITCHING WAVEFORMS FOR A CALL (PUSH) OPERATION



 $\begin{array}{c} \text{PROPAGATION DELAY, CP TO $\overline{O}_{n}$, $\overline{\text{EX}}$ TO $\overline{O}_{n}$,} \\ \overline{\text{EX}}$ TO $\overline{\text{SE}}$ OR $\overline{\text{SF}}$, AND SET-UP AND HOLD TIMES,} \\ \overline{\text{EX}}$ TO $\text{I}_{n}$, $\text{CP TO I}_{n}$, $\overline{D}_{n}$ TO $\text{CP}$, $\text{CP TO $\overline{\text{EX}}}$.} \end{array}$ 


CONDITIONS: EO0 = LOW

NOTES: a. Condition which occurs when  $\overline{\text{EX}}$  goes LOW considerably before CP goes LOW ( $t_{s1}$  EX is met). b. Condition which occurs when  $\overline{\text{EX}}$  goes LOW slightly before CP goes LOW ( $t_{s2}$  EX is met). c. Set-up and Hold Times are shown as positive values but may be specified as negative values.

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = E	5 V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		(See Note 2)
<sup>t</sup> PLH	Propagation Delay, CP to $\overline{O}_n$		510 475	1020 950		193 172	386 344		130	260 240	ns	
tPHL			505	1010		150	300		142	282		- - - C <sub>L</sub> = 50 pF,
tPLH tPHL	Propagation Delay, EX to On		580	1160		205	410		150	300	ns	
tPLH	Propagation Delay, EX to SE or SF		216 233	432 466		105 78	210 156		79 77	158 154	ns	
t <sub>S</sub>	Set-Up Time, EX to In	62	31	400	18	9	150	10	5	154	ns	
th	Hold Time, In to CP	20	0		15	0		10	0		ns	
t <sub>s1</sub> EX	Set-Up Time, EX to CP Which Guarantees a New Value On $\overline{O}_n$ While CP is LOW	540	270		266	133		148	74		ns	R <sub>L</sub> = 200 kΩ Input Transition Times ≤ 20 ns
t <sub>s2</sub> EX	Set-Up Time, EX to CP Either  t <sub>s2</sub> EX or t <sub>s3</sub> EX Must Be Met  For Proper Operation	20	0		15	0		10	0		ns	
t <sub>s3</sub> EX	Set-Up Time, EX to CP Either  t <sub>s2</sub> EX or t <sub>s3</sub> EX Must Be Met  For Proper Operation	280	140		186	93		70	35		ns	

Notes on following pages.

#### SWITCHING WAVEFORMS FOR AN ITERATIVE FETCH



# OUTPUT $X_n$ DISABLE DELAY, OUTPUT $X_n$ ENABLE DELAY, AND SET-UP AND HOLD TIMES, $I_n$ TO $\overline{EX}$ , $I_n$ TO CP, $\overline{EX}$ TO CP, AND $\overline{CI}$ TO $\overline{EX}$ .

CONDITIONS: EO0 = LOW, CP GOES HIGH BEFORE EX

NOTES: a.  $X_0 - X_3$  turn on delay measured from time both EX and CP go LOW.

b.  $X_0 - X_3$  turn off delay measured from time either EX or CP goes HIGH.


c. Set-up and Hold Times are shown as positive values but may be specified as negative values.

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (FETCH OPERATION ONLY)

						LIMIT	S					
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		(See Note 2)
<sup>t</sup> PLH	Propagation Delay, CP to On		274	548		108	216		77	154	ns	
tPHL			215	430		82	164	14 1	57	114	X.M.	
tPZH	O		144	288		62	124		47	94	ns	$(R_L = 1 k\Omega \text{ to VSS})$
tPZL	Output Enable Time (X <sub>n</sub> )	100 (1)	126	252		48	96		34	68	115	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )
tPHZ	Output Disable Time (Xn)	17	162	324		67	134		45	90	ns	$(R_L = 1 k\Omega \text{ to VSS})$
tPLZ	Output Disable Time (An)	7/4	121	242		59	118		38	76	113	$(R_L = 1 k\Omega \text{ to } V_{DD})$
t <sub>s</sub>	Set-Up Time, In to EX	488	244		134	67		90	45		ns	
th	Hold Time, In to CP ro EX	20	0		15	0		10	0		ns	C <sub>L</sub> = 50 pF,
t <sub>s</sub>	Set-Up Time, EX to CP	644	322		170	85		148	74		ns	R <sub>L</sub> = 200 kΩ
t <sub>s</sub>	Set-Up Time, CI to CP	570	285		132	66		90	45		ns	Input Transition
th	Hold Time, CI to EX	20	0		15	0		10	0		ns	Times ≤ 20 ns

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD} = 5 \text{ V}$ , 4  $\mu$ s at  $V_{DD} = 10 \text{ V}$ , and 3  $\mu$ s at V<sub>DD</sub> = 15 V.

#### SWITCHING WAVEFORMS FOR A RETURN (POP) OPERATION




# PROPAGATION DELAY, CP TO $\overline{O_{n_c}}$ $\overline{EX}$ TO $\overline{O_{n_r}}$ , $\overline{EX}$ TO $\overline{SE}$ OR $\overline{SF}$ , AND SET-UP AND HOLD TIMES, $\overline{EX}$ TO $I_n$ , $I_n$ TO CP, $\overline{EX}$ TO CP

CONDITIONS: EO0 = LOW

- NOTES: a. Condition which occurs when  $\overline{EX}$  goes LOW considerably before CP goes LOW  $(T_{S1}\overline{EX}$  is met). b. Condition which occurs when  $\overline{EX}$  goes LOW slightly before or after CP goes LOW (Either  $t_{S2}\overline{EX}$  or  $t_{S3}\overline{EX}$  are met).
  - c. Set-up and Hold Times are shown as positive values but may be specified as negative values.


#### SWITCHING WAVEFORMS FOR AN ITERATIVE FETCH (Cont'd)



OUTPUT X<sub>n</sub> ENABLE AND DISABLE TIMES AND SET-UP AND HOLD TIMES, I<sub>n</sub> TO  $\overline{\text{EX}}$ ,  $\overline{\text{CI}}$  TO  $\overline{\text{EX}}$  AND  $\overline{\text{EX}}$  TO CP.

**CONDITIONS:**  $\overline{EO}_0 = LOW, \overline{EX}$  GOES HIGH BEFORE CP

#### SWITCHING WAVEFORMS FOR A FETCH OPERATION WITH INCREMENT PC



PROPAGATION DELAY, CP TO  $\overline{O}_n$ , OUTPUT  $X_n$  ENABLE AND DISABLE TIMES AND SET-UP AND HOLD TIMES,  $I_n$  TO EX, EX TO CP, AND  $\overline{CI}$  TO CP


**CONDITIONS**:  $\overline{EO}_0$  = LOW, CP GOES HIGH BEFORE  $\overline{EX}$ 

NOTES: a.  $x_0-x_3$  turn on delay measured from time both  $\overline{\text{EX}}$  and CP go LOW.

b.  $X_0 - X_3$  turn off delay measured from time either  $\overline{\mathsf{EX}}$  or CP goes HIGH.

c. Set-up and Hold Times are shown as positive values but may be specified as negative values.





PROPAGATION DELAY CP TO  $\overline{O}_n$ . OUTPUT  $X_n$  ENABLE AND DISABLE TIMES, AND SET-UP AND HOLD TIMES,  $I_n$  TO  $\overline{EX}$ ,  $\overline{EX}$  TO CP AND  $\overline{CI}$  TO CP

CONDITIONS:  $\overline{EO}_0$  = LOW,  $\overline{EX}$  GOES HIGH BEFORE CP

NOTES: a.  $x_0 - x_3$  turn on delay measured from the time both  $\overline{\text{EX}}$  and CP go LOW.

b.  $X_0 - X_3$  turn on delay measured from the time either  $\overline{\mathsf{EX}}$  or CP go HIGH.

c. Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 4707B/4707BX DATA ACCESS REGISTER

FAIRCHILD CMOS MACROLOGIC™


**DESCRIPTION** — The 4707B/4707BX Data Access Register (DAR) is designed to perform the memory address function for RAM resident stack applications. The DAR can implement general registers with an adder network in programmable digital systems. The 4707B/4707BX contains three 4-bit registers intended for Program Counter (R<sub>0</sub>), Stack Pointer (R<sub>1</sub>), and Operand Address (R<sub>2</sub>). The 4707B/4707BX implements 16 instructions (see Table~1) which allow either pre-or post decrement/increment and register-to-register transfer in a single clock cycle. It is expandable in 4-bit increments and can operate at a 11.8 MHz microinstruction rate on a 16-bit word. The 3-state outputs are provided for bus oriented applications.

The 4707B/4707BX is fully compatible with all CMOS families. The 4707B is specified to operate over a power supply voltage range of 4.5 V to 12.5 V. The 4707BX is specified to operate over a power supply voltage range of 3 V to 15 V.

- HIGH SPEED 11.8 MHz MICROINSTRUCTION RATE, TYPICALLY AT VDD=10 V
- THREE 4-BIT REGISTERS
- 16 INSTRUCTIONS FOR REGISTER MANIPULATION
- TWO SEPARATE OUTPUT PORTS, ONE TRANSPARENT
- RELATIVE ADDRESSING CAPABILITY
- 3-STATE OUTPUTS
- OPTIONAL PRE OR POST ARITHMETIC
- EXPANDABLE IN MULTIPLES OF FOUR BITS
- SLIM 24-PIN PACKAGE

#### PIN NAMES

$\bar{D}_0 - \bar{D}_3$	Data Inputs (Active LOW)
$\frac{CI}{I^0} - I^3$	Instruction Word Inputs
CI	Carry Input (Active LOW)
CO	Carry Output (Active LOW)
CP	Clock Input (L → H Edge-Triggered)
ĒX	Execute Input (Active LOW)
EOX	Address Output Enable Input
	(Active LOW)
EO <sub>0</sub>	Data Output Enable Input
	(Active LOW)
$x_0 - x_3$	Address Outputs
$\overline{o}_0 - \overline{o}_3$	Data Outputs (Active Low)




## DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



**FUNCTIONAL DESCRIPTION** — The 4707B/4707BX contains a 4-bit slice of three registers  $(R_0-R_2)$ , a 4-Bit Adder, 3-state address output buffers  $(X_0-X_3)$  and a separate Output Register with 3-state buffers  $(\overline{Q}_0-\overline{Q}_3)$ , allowing output of the register contents on the data bus (refer to the block diagram). The DAR performs 16 instructions, selected by  $I_0-I_3$  inputs, as listed in *Table 1*.

Operation – A microcycle starts as the clock goes HIGH. Data inputs  $\overline{D}_0$  –  $\overline{D}_3$  are applied to the Adder as one of the operands. Three of the four instruction lines (I<sub>1</sub>, I<sub>2</sub>, I<sub>3</sub>) select which of the three registers, if any, is to be used as the other operand. The LOW-to-HIGH transition of the CP linput writes the result from the Adder into a register (R<sub>0</sub> – R<sub>2</sub>) and into the Output Register provided  $\overline{EX}$  is LOW. If the I<sub>0</sub> input is HIGH, the multiplexer routes the result from the Adder to the 3-state buffer controlling the address bus (X<sub>0</sub> – X<sub>3</sub>) independent of  $\overline{EX}$  and CP. If I<sub>0</sub> is LOW, the multiplexer routes the output of the selected register directly into the 3-state buffer controlling the address bus (X<sub>0</sub> – X<sub>3</sub>), independent of  $\overline{EX}$  and CP.

TABLE 1
INSTRUCTION SET FOR THE 4707B/4707BX

11	ISTRU	JCTIC	N	COMBINATORIAL FUNCTION	SEQUENTIAL FUNCTION OCCURRING
13	12	11	10	AVAILABLE ON THE X-BUS	ON THE NEXT RISING CP EDGE
L	L	L	L	R <sub>0</sub>	
L	L	L	Н	R <sub>0</sub> plus D plus CI	R <sub>0</sub> plus D plus CI→R <sub>0</sub> and Output Register
L	L	Н	L	R <sub>0</sub>	B 4 B 4 B 10 B
L	L	Н	Н	R <sub>0</sub> plus D plus CI	R <sub>0</sub> plus D plus CI→R <sub>1</sub> and Output Registe
L	Н	L	L	R <sub>0</sub>	
L	Н	L	Н	R <sub>0</sub> plus D plus CI	R <sub>0</sub> plus D plus CI→R <sub>2</sub> and Output Register
L	Н	Н	L	R <sub>1</sub>	B -4 - B -4 - GI B 40 B i
L	Н	Н	Н	R <sub>1</sub> plus D plus CI	R <sub>1</sub> plus D plus CI→R <sub>1</sub> and Output Register
Н	L	L	L	R <sub>2</sub>	5-4-61 8
Н	L	L	Н	D plus CI	D plus CI→R <sub>2</sub> and Output Register
Н	L	Н	L	R <sub>0</sub>	5 -4 - 6 I B - 4 G - 4 B - 4 B
Н	L	Н	Н	D plus CI	D plus CI→R <sub>0</sub> and Output Register
Н	Н	L	L	R <sub>2</sub>	
Н	Н	L	Н	R <sub>2</sub> plus D plus CI	R <sub>2</sub> plus D plus CI→R <sub>2</sub> and Output Register
Н	Н	Н	L	R <sub>1</sub>	
Н	Н	Н	Н	D plus CI	D plus CI→R <sub>1</sub> and Output Register

L = LOW Level

H = HIGH Level

**4707B/4707BX EXPANSION** — The 4707B/4707BX is organized as a 4-bit register slice. The active LOW  $\overrightarrow{CI}$  and  $\overrightarrow{CO}$  lines allow ripple-carry expansion over longer word lengths.

APPLICATIONS — The 4707B/4707BX is organized as a 4-bit register slice. The  $\overline{\text{CI}}$  and  $\overline{\text{CO}}$  lines allow ripple-carry expansion over longer word lengths. Figure 1 is a block diagram of a typical application. Each block of the Macrologic parts represents four identical slices, thus creating a 16-bit array. For this application the register utilizations in the DAR may be as follows:  $R_0$  is the Program Counter (PC),  $R_1$  is the Stack Pointer (SP) for memory resident stack and  $R_2$  contains the operand address. For an instruction fetch, PC can be gated on the X-Bus while it is being incremented (i.e., D-Bus = 1). If the fetched instruction calls for an effective address for calculation, which is displaced from the PC, the displacement can be added to the PC and loaded into  $R_2$  during the next microcycle.

A different type of application using the DAR is shown in *Figure 2*. Four 4707B/4707BXs are used here as the major elements in the data path loop closed by four 4707B/4707BXs (DPS). This data path can be used for dedicated multiply/divide function. The DAR register utilization in this application can be as follows:

R<sub>0</sub> is the multiplicand in case of multiply or the divisor in case of divide;

R<sub>1</sub> is the temporary result in case of multiply or the dividand/quotient in case of divide;

R<sub>2</sub> is the product in case of multiply or a temporary register in case of divide.







Fig. 1
TYPICAL MEMORY ADDRESS APPLICATION



7-275

TYPICAL DATA PATH APPLICATION

#### FAIRCHILD CMOS • 4707B/4707BX

				LIMITS										
SYMBOL	PARAMETE	R	/	/ <sub>DD</sub> = 5	V	V	DD = 1	0 V	V	DD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
		¥0									1.6		MIN, 25°C	Output Returned
	Output OFF	XC									12		MAX	The second section of the sect
IOZH	HIGH Current										0.4	μА	MIN, 25°C	to V <sub>DD</sub> , EO <sub>0</sub> = V <sub>DD</sub>
		XM									12		MAX	EOX = VDD
				1,528		Barrell .	233				-1.6		MIN, 25°C	Output Returned
	Output OFF	XC									-12		MAX	
IOZL	LOW Current										-0.4	μА	MIN, 25°C	to V <sub>SS</sub> , EO <sub>0</sub> = V <sub>DD</sub> ,
		XM		and the second		0-1-0-04	-						0000	EOX = VDD

-12 MAX MIN, 25°C 32.5 65 130 Quiescent хс μΑ 250 500 1000 MAX Power All inputs at IDD Supply MIN, 25°C 8.75 17.5 35 0 V or VDD XM μΑ 250 500 1000 MAX Current Notes on following page.

			- 72 F L			LIMITS	3					
SYMBOL	PARAMETER		V <sub>DD</sub> =	5 V		V <sub>DD</sub> =	10 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Internal Clock to $\overline{\mathbf{Q}}_{\mathbf{n}}$		243 232	486 464		113 99	226 198		68 70	136 140	ns	X Maria
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I <sub>1</sub> - I <sub>3</sub> to X <sub>n</sub> With I <sub>0</sub> = LOW		288 243	576 486		134 93	268 186	- 185	125 70	250 140	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $I_1 - I_3$ to $X_n$ With $I_0 = HIGH$		383	766 604		139 119	278 238		126 91	252 182	ns	
tPLH tPHL	Propagation Delay, Internal Clock to X <sub>n</sub> With I <sub>0</sub> = LOW		288 244	576 488		134 93	268 186		125 63	250 126	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Internal Clock to X <sub>n</sub> With I <sub>0</sub> = HIGH		221 358	442 716		97 146	194 292	BEAT MATE - 2	69 110	138 220	ns	
tPLH tPHL	Propagation Delay, $\overline{D}_n$ to $X_n$		221 211	442 422		97 79	194 158		69 55	138 110	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{\text{CI}}$ to $X_n$		276 277	552 554		136 146	272 292		89 95	178 190	ns	R <sub>L</sub> = 200 kΩ Input Transition
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I <sub>0</sub> to X <sub>n</sub>		168 137	336 274		82 63	164 126		59 47	118 94	ns	Times ≤ 20 ns
tPLH tPHL	Propagation Delay, Positive-going Internal Clock to CO		258 325	516 650		127 141	254 282		80 91	160 182	ns	
tPLH tPHL	Propagation Delay, CI to CO	K	132 143	264 286		51 53	102 106		32 35	64 70	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{D}_n$ to $\overline{CO}$		152 149	304 298		63 65	126 130		46 46	92 92	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I <sub>1</sub> - I <sub>3</sub> to $\overline{\mathbb{CO}}$		274 305	548 610		142 158	284 316		85 85	170 170	ns	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		79 90	158 180		30 34	60 68		14 23	28 46	ns	$(R_L = 1 k\Omega \text{ to V}_{SS})$ $(R_L = 1 k\Omega \text{ to V}_{DD})$
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time		53 61	106 122		26 28	52 56		22 23	44 46	ns	$(R_L = 1 k\Omega \text{ to VSS})$ $(R_L = 1 k\Omega \text{ to VDD})$
tTLH tTHL	Output Transition Time		105 62	210 124		54 31	108 62		45 22	90 44	ns	
t <sub>w</sub> CP(H)	Internal CP minimum Pulse Width (HIGH)	282	141		240	120		176	88	- 3VI	nš	
t <sub>w</sub> CP(L)	Internal CP Minimum Pulse Width (LOW)	102	51		48	24		44	22		ns	
t <sub>s</sub>	Set-up Time, I <sub>1</sub> - I <sub>3</sub> to Internal Clock	218	109		82	41		60	30		ns	
		1.0			4-			40				

#### **fMAX** NOTES:

th

ts

th

 $t_{\rm S}$ 

th

tcw

Hold Time, I<sub>1</sub> - I<sub>3</sub> to Internal

Set-up Time, Dn, CI to Internal

Hold Time,  $\overline{D}_n$ ,  $\overline{CI}$  to Internal

Set-up Time, CI to Internal Clock

Hold Time. CI to Internal Clock

Input Count Frequency (Note 4)

Internal Clock Period (Note 3)

Clock

-48

170

28

112

388

2.6

-96

85

14

41

56

194

5.2

-17 -34

88 44

30 15

44 22

58

170 85

5.9 11.8

29

-12 -24

> 58 29

28

38

42

146

6.8

14

21

73

13.7

ns

ns

ns

ns

ns

MHz

- NOTES:

  1. Additional DC Characteristics are listed in this section under 4000B CMOS Family Characteristics.

  2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  3. The Internal Clock is generated from CP and EX. The Internal Clock is HIGH, LOW If EX and CP are LOW. For timing considerations the EX, CP two input active LOW NAND gate is considered to exhibit no propagation delay. Actual timing requirements are referenced to the external CP and EX inputs.

  4. For f<sub>MAX</sub> input rise and fall times are greater than or equal to 5 ns or less than or equal to 20 ns.

  5. It is recommended that input rise and fall times to the Clock Input be less than 15 \(\mu\)s at V<sub>DD</sub> = 5 V, 4 \(\mu\)s at V<sub>DD</sub> = 10 V and 3 \(\mu\)s at V<sub>DD</sub> = 15 V.

#### FAIRCHILD CMOS . 4707B/4707BX

### SWITCHING WAVEFORMS EOO, EOX EOO, EOx 50% 50% 50% tpLZ tPZH tPZL. t<sub>PHZ</sub> HIGH Z "OFF" STATE $X_n, \bar{O}_n$ HIGH Z $X_n, \overline{O}_n$ OUTPUT ENABLE TIME **OUTPUT ENABLE TIME** (tpZH) AND OUTPUT DISABLE TIME (tpHZ) (tPZL) AND OUTPUT DISABLE TIME (tPLZ) CI 50% tPLH. Xn 50% t<sub>PLH</sub> tPHL. CO 50% PROPAGATION DELAY, $\overline{\text{CI}}$ TO $\text{X}_{\text{n}}$ AND $\overline{\text{CI}}$ TO $\overline{\text{CO}}$ PROPAGATION DELAY, IO TO Xn CONDITIONS: EOx= LOW CONDITIONS: $\overline{EO}_X$ = LOW, IO = HIGH $\overline{D}_n$ 50% 11-13 50% 50% tPLH\_tPHL tPLH. tPHL. co CO 50%


PROPAGATION DELAY, I1-13 TO CO AND I1-13 TO Xn

CONDITIONS: EOX = LOW

PROPAGATION DELAY, Dn TO Xn AND Dn TO CO

CONDITIONS: EOX = LOW, 10 = HIGH





PROPAGATION DELAYS, INTERNAL CLOCK TO  $\overline{O}_n$ , INTERNAL CLOCK TO  $X_n$ , INTERNAL CLOCK TO  $\overline{CO}$ , SET-UP AND HOLD TIMES,  $I_1-I_3$  TO INTERNAL CLOCK,  $\overline{D}_n$  TO INTERNAL CLOCK,  $\overline{CI}$  TO INTERNAL CLOCK, AND MINIMUM INTERNAL CLOCK PULSE WIDTH CONDITIONS:  $\overline{EO}_x = \overline{EO}_0 = \text{LOW}$ 

NOTE: Set-up (t<sub>s</sub>) and Hold (t<sub>h</sub>) Times are shown as positive values but may be specified as negative values.

## 4708B/4708BX

### MICROPROGRAM SEQUENCER

FAIRCHILD CMOS MACROLOGIC™

DESCRIPTION — The 4708B/4708BX Microprogram Sequencer controls the order in which microinstructions are fetched from the control memory. It contains a 10-bit program counter, a 4-level last-in first-out stack with associated stack control logic, an Input Multiplexer, an Instruction Decoder, a 10-bit Incrementer and a 4-bit Test Register. It can control up to a maximum of 1024 words of memory. For larger word capacities, external paging can be used. The 4708B/4708BX is controlled by a 4-bit instruction input. The instruction set includes Fetch, Conditional and Unconditional Branches, Branch to Subroutine and Return from Subroutine.

There are seven test inputs — four participate in conditional branches  $(T_0-T_3)$ , and three in multiway branches  $(MR_0-MW_2)$ . The conditional test inputs  $(T_0-T_3)$  are flip-flop buffered. These flip-flops can be tested individually by appropriate branch instructions. The three multiway-test inputs  $(MW_0-MW_2)$  are used to form the least significant three bits of the branch address for a multiway branch. Thus, branching occurs at one of eight unique locations depending on the bit pattern present on these three inputs.

The 4708B/4708BX is designed to operate in pipeline or non-pipeline mode as specified by the user. The device operates synchronously with the Clock input (CP) and can be initialized using the Master Reset input  $(\overline{MR})$ .


The 4708B/4708BX is fabricated using Isoplanar C CMOS technology and is fully compatible with all CMOS families.


The 4708B is specified to operate over a power supply voltage range of 4.5 V to 12.5 V. The 4708BX is specified to operate over a power supply voltage range of 3 V to 15 V.

- CONTROLS 1024 WORDS OF MICROPROGRAM MEMORY (10-BIT ADDRESS)
- UNRESTRICTED BRANCHING WITHIN 10-BIT ADDRESS SPACE
- 16 INSTRUCTIONS
- FOUR FLIP-FLOP BUFFERED TEST INPUTS FOR CONDITIONAL BRANCHES
- 8-WAY BRANCH CAPABILITY
- PIPELINE/NON-PIPELINE MODE OF OPERATION

#### PIN NAMES

BAO - BA9	Branch Address Inputs
T <sub>0</sub> - T <sub>3</sub>	Test Inputs
$MW_0 - MW_2$	Multiway Branch Inputs
10 - 13	Instruction Inputs
PLS	Pipeline Select Input
MR	Master Reset Input
	(Active LOW)
CP	Clock Pulse Input
STRB	Strobe Input
A0 - A9	Address Outputs
VIAO, VIA1	VIA Outputs
INH	Inhibit Output





#### FAIRCHILD CMOS • 4708B/4708BX

#### TABLE 1 4708B/4708BX INSTRUCTION SET

			4/08	D/4/00DA	INSTRUCTION SET			
	MNEMONIC	DEFINITION	13121110	T3T2T1T0	090807020100	VIA <sub>1</sub> VIA <sub>0</sub>	INH	DESCRIPTION OF OPERATION
	BRV <sub>0</sub>	Branch VIA <sub>O</sub>	LHLL	xxxx	BA9 BA8-BA1 BA0	LL	Н	BAO - BA9 → PC
Unconditional	BRV <sub>1</sub>	Branch VIA <sub>1</sub>	LHLH	XXXX	BA9 BA8-BA1 BA0	LH	Н	BAO - BA9 → PC
Branch	BRV <sub>2</sub>	Branch VIA <sub>2</sub>	LHHL	XXXX	BA9 BA8BA1 BA0	H L	Н	BAO BA9→PC
Branen	BRV <sub>3</sub>	Branch VIA3	ГННН	XXXX	BA9 BA8-BA1 BA0	нн	Н	BAO BA9 →PC
Instructions	BMW	Branch Multiway	ГГНН	xxxx	BA9 BA3MW2 MW0	LL	Н	MW <sub>0</sub> - MW <sub>2</sub> , BA <sub>3</sub> - BA <sub>9</sub> → PC
	BSR	Branch to Subroutine	LLLH	xxxx	BA9 BA8BA1 BAO	LL	Н	BA <sub>0</sub> · BA <sub>9</sub> → PC & Push the Stack
	втно	Branch on To	HHLL	хххн	BA9 BA8BA1 BA0	LL	Н	If Test Register 0 is HIGH
		HIGH		XXXL	PC·1			BA <sub>O</sub> · BA <sub>9</sub> → PC If Test Register O is LOW PC · 1 → PC
	BTH <sub>1</sub>	Branch on T <sub>1</sub>	ннгн	ххнх	BA9 BA8BA1 BAO	LL	Н	If Test Register 1 is HIGH
		HIGH		XXLX	PC·1			BA <sub>0</sub> · BA <sub>9</sub> → PC If Test Register 1 is LOW PC · 1 → PC
	BTH <sub>2</sub>	Branch on T <sub>2</sub>	нннг	хнхх	BA9 BA8BA1 BA0	LL	Н	If Test Register 2 is HIGH
		HIGH		XLXX	PC·1			BA <sub>0</sub> - BA <sub>9</sub> → PC If Test Register 2 is LOW PC · 1 → PC
	втн3	Branch on T <sub>3</sub>	нннн	нххх	BA9 BA8BA1 BAO	LL	Н	If Test Register 3 is HIGH
Conditional Branch		HIGH		LXXX	PC·1			BA <sub>0</sub> · BA <sub>9</sub> → PC If Test Register 3 is LOW PC · 1 → PC
	BTLO	Branch on To	HLLL	XXXL	BA9 BA8BA1 BAO	LL	Н	If Test Register 0 is LOV
Instructions	TO THE STATE OF	LOW	Name of the last	хххн	PC·1			BA <sub>O</sub> - BA <sub>9</sub> → PC If Test Register 0 is HIGI PC · 1 → PC
	BTL <sub>1</sub>	Branch on T <sub>1</sub>	HLLH	XXLX	BA9 BA8BA1 BA0	LL	Н	If Test Register 1 is LOW
		LOW		ххнх	PC · 1	3016		BA <sub>O</sub> · BA <sub>9</sub> → PC If Test Register 1 is HIGF PC · 1 → PC
	BTL <sub>2</sub>	Branch on T <sub>2</sub>	HLHL	XLXX	BA9 BA8BA1 BAO	LL	Н	If Test Register 2 is LOW
		LOW	1004	хнхх	PC·1			BA <sub>O</sub> - BA <sub>9</sub> → PC If Test Register 2 is HIGI PC · 1 → PC
	BTL3	Branch on T <sub>3</sub>	HLHH	LXXX	BA9 BA8BA1 BA0	LL	Н	If Test Register 3 is LOV
		LOW		нххх	PC+1			BA <sub>O</sub> · BA <sub>9</sub> → PC If Test Register 3 is HIGI PC · 1 → PC
Miscellaneous	RTS	Return from Subroutine	LLLL	xxxx	Contents of the Stack Addressed by Read Pointer	LL	L	Pop the Stack
mod detions .	FTCH	FETCH	LLHL	XXXX	PC+1	LL	L	PC·1 →PC

- L LOW Level H HIGH Level X Don't Care

#### FAIRCHILD CMOS . 4708B/4708BX

**FUNCTIONAL DESCRIPTION** — The 4708B/4708BX Microprogram Sequencer, shown in the block diagram consists of a 10-bit Program Counter (PC), a 4-word by 10-bit Last-In First-Out (LIFO) Stack with associated Stack Control, an Input Multiplexer, a Pipeline Multiplexer, an Instruction Decoder, a 10-bit Incrementer, and a 4-bit Test Register comprised of four edge-triggered D flip-flops.

The Pipeline Multiplexer has two ports — the PC output provides the input port for the non-pipeline mode and the Input Multiplexer output provides the input port for the pipeline mode. Port selection is controlled by the Pipeline Select (PLS) and Master Reset ( $\overline{\rm MR}$ ) inputs. A LOW level on the  $\overline{\rm MR}$  input forces the non-pipeline mode of operation and clears the PC. Thus when the 4708B/4708BX is initialized by the  $\overline{\rm MR}$  input, the A<sub>0</sub> through A<sub>9</sub> outputs are LOW regardless of the state of the PLS input. A LOW level on the PLS input specifies non-pipeline mode and a HIGH specifies pipeline mode.

The Program Counter is a 10-bit edge-triggered register. The LOW-to-HIGH transition on the Clock (CP) input loads the Input Multiplexer output into the PC. The PC input is always the address of the next microinstruction. Because of the edge-triggered nature of the PC register, the PC output remains static for a full clock cycle. Thus, in the non-pipeline mode, the PC output can be used to address a control memory built with static devices without storing the memory output in an external microinstruction register. However, in the pipeline mode, the 4708B/4708BX provides the next address information as soon as available; therefore, execution of a microinstruction can be overlapped with the fetching of the next microinstruction. To ensure microinstruction stability for a full clock cycle, the control-memory output should be buffered with an external microinstruction register.

The Input Multiplexer receives data from four different sources. One port is the output of the LIFO Stack; a second is the output of the 10-bit Incrementer. The Incrementer always adds one to the PC contents. The third and fourth ports are the branch and multiway-branch ports, the former comprised of the Branch Address inputs (BA<sub>0</sub>-BA<sub>9</sub>) and the latter comprised of the seven most significant Branch Address inputs (BA<sub>3</sub> through BA<sub>9</sub>) and the three Multiway inputs (MW<sub>0</sub> through MW<sub>2</sub>).

The 4-word by 10-bit LIFO Stack is a RAM and receives data from the Incrementer output. The Stack Control logic generates the appropriate control signals, while stack pointers in the Stack Control generate the read and write addresses.

The 4-bit Test Register consists of four type-D flip-flops. The data inputs, which are the four Test inputs (T<sub>0</sub> through T<sub>3</sub>), are loaded on the LOW-to-HIGH transition of the Strobe input (STRB).

The Instruction Decoder receives the 4-bit Instruction input ( $I_0$  through  $I_3$ ) and the Test Register output and generates the VIA $_0$ , VIA $_1$  and Inhibit (INH) outputs of the 4708B/4708BX. In addition, it generates appropriate logic signals for the Stack Control and Input Multiplexer.

Stack Control — The 4708B/4708BX has a 4-level subroutine nesting capability as detailed in Figure 1. The  $R_0$  and  $R_1$  (Read Address) inputs to the 4-word by 10-bit LIFO Stack specify the address from which information will be read. The  $W_0$  and  $W_1$  (Write Address) inputs specify the address into which information will be written; and the 4708B/4708BX Incrementer output provides the information to be written into the stack (see block diagram). In addition, writing into the memory is controlled by the Write Enable ( $\overline{WE}$ ) and CP inputs.

The  $R_0$ ,  $R_1$  and  $W_0$ ,  $W_1$  inputs of the LIFO Stack are derived from the outputs of a 3-bit edge-triggered register called the Stack Pointer (SP). The least significant two bits (SP<sub>0</sub> and SP<sub>1</sub>) of this register are the read address inputs to the memory. The SP outputs are also connected to a Stack-Pointer Incrementer and a Decrementer that generate SP + 1 and SP-1 respectively. The least significant two bits of the Incrementer are the write address bits for the memory.

The outputs of the Incrementer, Decrementer and the Stack Pointer are fed as inputs to a 3-port Stack-Pointer Multiplexer which, in turn, feeds the Stack Pointer inputs. Stack pointer loading always occurs on the LOW-to-HIGH transition of the CP input. The  $\overline{\rm MR}$  input clears the Stack Pointer. The Stack Pointer Control receives two inputs from the 4708B/4708BX Instruction Decoder — the BSR input, which is active whenever a Branch-to-Subroutine (BSR) instruction is present on the  $I_0$  through  $I_3$  inputs, and the RTS input, which is active whenever a Return-from-Subroutine (RTS) instruction is specified. The port selection of the Stack Pointer Multiplexer is controlled by the outputs of the Stack Pointer Control. For all 4708B/4708BX instructions except BSR and RTS, the Stack Pointer Multiplexer selects the Stack Pointer outputs as the instruction source.

Writing into the memory takes place whenever the  $\overline{\text{WE}}$  and CP inputs are LOW. Note that the most significant register bit, SP2 controls the  $\overline{\text{WE}}$  input to prevent writing into the memory when all four locations are filled with return addresses. Thus the 4708B/4708BX does not store and return addresses beyond four nesting levels.




Fig. 1 STACK CONTROL

#### 4708B/4708BX INSTRUCTIONS

The 4708B/4708BX instruction set has 16 instructions (*Table 1*). These instructions can be divided into three groups — unconditional branches, conditional branches and miscellaneous — and are specified by appropriate logic levels on the  $I_0$ — $I_3$  inputs.

The unconditional branch group consists of four Branch VIA instructions (BRV<sub>0</sub>-BRV<sub>3</sub>), Branch Multiway (BMW) and Branch to Subroutine (BSR). This group requires that the next address be explicitly specified on the BA inputs.

The conditional branch group consists of eight instructions, Branch Test HIGH (BTH $_0$ -BTH $_3$ ) and Branch Test LOW (BTL $_0$ -BTL $_3$ ), for interrogating the four test flip-flops of the 4708B/4708BX individually. The BTH $_0$ -BTH $_3$  instructions test flip-flops T $_0$ -T $_3$  respectively for a HIGH on the Q output (see block diagram). Similarly BTL $_0$ -BTL $_3$  test for a LOW on the corresponding Q output. If the test condition is satisfied, the next address is taken from the Branch Address (BA $_0$ -BA $_9$ ) inputs. If the test condition is not satisfied the 4708B/4708BX performs a Fetch operation.

The miscellaneous group consists of two instructions — Fetch (FTCH) and Return from Subroutine (RTS). These instructions do not require explicit specification of the next address. For the FTCH instruction, the next address is assumed to be the address of the current microinstruction + 1. For RTS, the next address is taken from the Stack. The Inhibit (INH) output of the 4708B/4708BX is LOW only for FTCH and RTS instructions. For all other instruction, the INH output is HIGH.

The VIA outputs of the 4708B/4708BX (VIA $_0$ , VIA $_1$ ) are LOW for all instructions except BRV $_1$ -BRV $_3$ . For BRV $_1$ , the VIA $_0$  is HIGH and VIA $_1$  LOW. For BRV $_2$ , the VIA $_0$  is LOW and VIA $_1$  HIGH. For BRV $_3$ , both VIA $_0$  and VIA $_1$  are HIGH.

#### **Unconditional Branches**

 $BRV_0$ — $BRV_3$  — Whenever a Branch VIA instruction code is present on the  $I_0$ — $I_3$  inputs, the Instruction Decoder (see block diagram) establishes the appropriate HIGH/LOW pattern on the VIA<sub>0</sub> and VIA<sub>1</sub> outputs per *Table 1*. The Instruction Decoder also forces the INH output HIGH. Moreover, the BA<sub>0</sub>—BA<sub>9</sub> inputs are selected as the source of the next address by the Input Multiplexer.

If the 4708B/4708BX is in the pipeline mode (PLS input HIGH), the Pipeline Multiplexer transfers the  $BA_0$ – $BA_g$  inputs to the  $A_0$ – $A_g$  outputs. The  $BA_0$ – $BA_g$  inputs are loaded into the PC on the LOW-to-HIGH transition of the CP input. Conversely, if the non-pipeline mode of operation is selected, the  $BA_0$ – $BA_g$  inputs appear on the output only after the LOW-to-HIGH transition of the CP input.

BMW — For a Branch Multiway instruction, the Instruction Decoder forces the VIA $_0$  and VIA $_1$  outputs LOW and INH output HIGH. The Input Multiplexer selects the BA $_3$ —BA $_9$  inputs as the most significant seven bits and MW $_0$ —MW $_2$  inputs as the least significant three bits of the next address. If the pipeline mode of operation is selected, the next address formed by the Input Multiplexer (BA $_3$ —BA $_9$  and MW $_0$ —MW $_2$  inputs) is transferred to the A $_0$ —A $_9$  outputs. On the LOW-to-HIGH transition of the CP input, this next address is also leaded into the PC. For non-pipeline mode, the next address is available on the A $_0$ —A $_9$  outputs only after the CP transition.

#### FAIRCHILD CMOS • 4708B/4708BX

BSR - During a Branch-to-Subroutine instruction, the Instruction Decoder forces a LOW on the VIA gand VIA 1 outputs and a HIGH on the INH output. The Input Multiplexer selects the BAg - BAg inputs as the source for the next address. If the pipeline mode is selected, this next address is transferred to the Ag - Ag outputs by the Pipeline Multiplexer. As usual, the PC is updated with this next address on the LOW-to-HIGH transition of the CP input. During non-pipeline operation, the next address appears on the output only after the CP transition.

The PC holds the address of the current microinstruction. For the BSR instruction, the return address must be stored in the Stack, which is fed by the PC through an Incrementer (see block diagram). When the CP input is LOW, the incremented value is written into the Stack as a return address. The LOW-to-HIGH transition of the CP input not only loads the PC with the next address, i.e., BAO = BAO inputs, but also increments the Stack Pointer as explained above.

#### **Conditional Branches**

 $BTH_0 - BTH_3$  – For a Branch Test HIGH instruction, the Instruction Decoder establishes a LOW on VIA<sub>Q</sub> and VIA<sub>1</sub> outputs and HIGH on the INH output. It then tests for a HIGH on the Q output of the corresponding flip-flop in the test register. If a HIGH level is found, the Input Multiplexer selects the BA<sub>Q</sub> – BAg inputs as the source for the next address.

On the other hand, if the tested Q output of the flip-flop is LOW, the Incrementer output is selected as the source of the next address by the Input Multiplexer. In either case, the PC is loaded with the next address on the LOW-to-HIGH transition of the CP input. As usual, if the pipeline mode is selected, the next address is transferred to the AO - Ag outputs. For non-pipeline mode, the next address appears on the output after the clock transition.

BTLQ - BTL3 - Operation of the Branch Test LOW instructions is identical to BTH0 - BTH3 except that Q outputs of the test register flip-flops are tested for a LOW. If the tested output is LOW, a branch occurs. If tested output is HIGH the Incrementer output is the next address.

#### Miscellaneous

FTCH — For a Fetch instruction, the Instruction Decoder establishes a LOW on the VIA<sub>Q</sub> and VIA<sub>1</sub> outputs. In addition, the INH output is also LOW. The Input Multiplexer selects the Incrementer output as the next address. If pipeline mode is selected, the Incrementer output is transferred to the A<sub>Q</sub> — Ag outputs. For non-pipeline mode, the incremented address appears at the output only after the clock transition.

RTS = For a Return-from-Subroutine instruction, the Instruction Decoder establishes a LOW on the VIA<sub>0</sub>, VIA<sub>1</sub> and the INH outputs. The Input Multiplexer selects the Stack output as the source of the next address. As usual, for the pipeline mode, the next address is transferred to the output by the Pipeline Multiplexer. For non-pipeline operation, the next address appears on the output only after the clock transition. In addition, this instruction also decrements the Stack Pointer as described above.

#### DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMITS		The second						
SYMBOL	PARAMETER		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
724.18	Quiescent	xc			32.5			65			130	μА	MIN, 25°C	All Inputs	
	Power					250			500		-19-19	1000	m. 1	MAX	at 0 V or
IDD	Supply	XM			8.75			17.5		of Et	35	μА	MIN, 25°C	VDD	
THE ST	Current	-CIVI	11/28		250	18.53		500	Barre		1000	MAX			

#### FAIRCHILD CMOS • 4708B/4708BX

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V DD as shown, V SS = 0 V, T A = 25 °C, C L = 50 pF, R L = 200 k  $\Omega$  ,

Input Transition < 20 ns. (Note 2)

	seed of the season of the seas	Chris				LIMIT	S				Parent at	A mir kalapar is 124	
SYMBOL	PARAMETER	V	DD = 5	5 V	V	D = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		de la companya de la contraction de la contracti	
tPLH tPHL	Propagation Delay,		290 385		orani orani	145 195	nonva T son		116 156		ns	I <sub>1</sub> =I <sub>2</sub> =V <sub>DD</sub> , I <sub>3</sub> =V <sub>SS</sub> Input=I <sub>0</sub> , Output=VIA <sub>0</sub>	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, In to INH		290 385	CE AN	lima	145 195		na	116 156		ns	I <sub>1</sub> =V <sub>DD</sub> , I <sub>2</sub> =I <sub>3</sub> =V <sub>SS</sub> Input=I <sub>0</sub> , Output=INH	
tPLH tPHL	Propagation Delay, CP to An (Non-Pipeline)		430 480	O resi	sunia a 13 a	215 240	LEGUE MEZINI	erater kosst	172 192	i seel seel s	ns	I <sub>1</sub> =V <sub>DD</sub> , PLS=I <sub>0</sub> = I <sub>2</sub> =I <sub>3</sub> =V <sub>SS</sub>	
tPLH tPHL	Propagation Delay, CP to An (Pipeline)		860 945	en rai		430 475	eli ,era		344 380		ns	PLS=I <sub>1</sub> =V <sub>DD</sub> , I <sub>0</sub> =I <sub>2</sub> =I <sub>3</sub> =V <sub>SS</sub>	
tPLH tPHL	Propagation Delay, BAn to An (Pipeline)		290 385	alus U		145 195	Neg.	odnie	116 156		ns	PLS=I <sub>0</sub> =I <sub>1</sub> =I <sub>2</sub> = V <sub>DD</sub> , I <sub>3</sub> =V <sub>SS</sub>	
tPLH tPHL	Propagation Delay, In to An (Pipeline)	ansit pp as	770 870	ant re	ele su	385 435	ert re	of the	308 348	ionis isB a	ns	I <sub>0</sub> =I <sub>1</sub> =BA <sub>0</sub> =PLS=V <sub>DD</sub> , I <sub>3</sub> =MW <sub>0</sub> =V <sub>SS</sub> Output=A <sub>0</sub> , Input=I <sub>2</sub>	
<sup>t</sup> TLH <sup>t</sup> THL	Output Transition Time		60 60			40 40			32 32	CONTRACT OF THE PARTY OF THE PA	ns	Per publico retrac	
trec	MR Recovery Time	6.33	120			120	Take 1	1000	96		ns	ELECTRIC REPORTS	
twMR(L)	MR Minimum Pulse Width	Dr no	280	E DEST		140		Parent I	112	27	ns	DICLOSINE DE TRUCK	
twCP(H)	CP Minimum Pulse Width (HIGH)	ii hoh	280	Series .		140		1001120	112	THE REAL PROPERTY.	ns	I <sub>1</sub> =V <sub>DD</sub> , I <sub>0</sub> =I <sub>2</sub> =	
twCP(L)	CP Minimum Pulse Width (LUW)		240		HERBIN	120		THE SE	96	The same	ns	13=PLS=VSS	
t <sub>s</sub>	Set-Up Time, BA <sub>n</sub> to CP Hold Time, BA <sub>n</sub> to CP		240 -10	STEEL STEEL	note:	120 -5		2018 0-010	96 -3	omis seles	ns	I2=V <sub>DD</sub> , I <sub>0</sub> =I <sub>1</sub> =I <sub>3</sub> = PLS=V <sub>SS</sub> , Input=BA <sub>0</sub> , Output=A <sub>0</sub>	
t <sub>s</sub>	Set-Up Time, I <sub>n</sub> to CP Hold Time, I <sub>n</sub> to CP		720 -10			360 -5			288 -3	est :	ns	I <sub>0</sub> =I <sub>1</sub> =BA <sub>0</sub> =V <sub>DD</sub> , I <sub>0</sub> = MW <sub>0</sub> , PLS=V <sub>SS</sub> , Input=I <sub>2</sub> , Output=A <sub>0</sub>	
t <sub>s</sub>	Set-Up Time, T <sub>n</sub> to STRB Hold Time, T <sub>n</sub> to STRB		120 -10		I ma	60 -5		le V	48 -3		ns	I <sub>2</sub> =I <sub>3</sub> =PLS=V <sub>DD</sub> , I <sub>0</sub> =I <sub>1</sub> =BA <sub>0</sub> =V <sub>SS</sub> , Input=T <sub>0</sub> , Output=A <sub>0</sub>	
t <sub>s</sub>	Set-Up Time, STRB to CP (Required to achieve a conditional branch in the same microcycle)		480	P Val		240			192		ns	I <sub>3</sub> =T <sub>0</sub> =V <sub>DD</sub> , I <sub>0</sub> =I <sub>1</sub> = I <sub>2</sub> =PLS=BA <sub>0</sub> =V <sub>SS</sub> , Input=STRB, Output=A <sub>0</sub>	
MAX	Input Count Frequency (Note 3)					34-4			3-10	-	MHz	1 110	

#### NOTES:

NOTES:

1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

3. For I<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.

4. It is recommended that input rise and fall times to the Clock Input be less than 15 \(mu\)s at V<sub>DD</sub> = 5 V, 4 \(mu\)s at V<sub>DD</sub> = 10 V, and 3 \(mu\)s at V<sub>DD</sub> = 15 V.

### 7

## 4710B/4710BX

## REGISTER STACK • 16×4 RAM WITH 3-STATE OUTPUT REGISTER

FAIRCHILD CMOS MACROLOGIC™

DESCRIPTION — The 4710B/4710BX is a register oriented high speed 64-bit Read/Write Memory organized as 16-words by 4-bits. An edge triggered 4-bit output register allows new input data to be written while previous data is held. 3-state outputs are provided for maximum versatility. The 4710B/4710BX is fully compatible with all CMOS families. The 4710B is specified to operate over a power supply voltage range of 4.5 V to 12.5 V. The 4710BX is specified to operate over a power supply voltage range of 3 V to 15 V.

- EDGE-TRIGGERED OUTPUT REGISTER
- . 3-STATE OUTPUTS
- OPTIMIZED FOR REGISTER STACK OPERATION
- 18-PIN PACKAGE

#### PIN NAMES

A <sub>0</sub> -A <sub>3</sub>	Address Inputs
D <sub>0</sub> -D <sub>3</sub>	Data Inputs

CS Chip Select Input (Active LOW)


EO Output Enable Input (Active LOW)


WE Write Enable Input (Active LOW)


CP Clock Input (Outputs Change on LOW)

to HIGH Transition)

Q<sub>0</sub>-Q<sub>3</sub> Outputs









#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### FAIRCHILD CMOS • 4710B/4710BX

**FUNCTIONAL DESCRIPTION** — The 4710B/4710BX consists of a 16 X 4-bit RAM selected by four address inputs (A<sub>0</sub> — A<sub>3</sub>) and an edge-triggered 4-bit Output Register with 3-state Output Buffers.

Write Operation – When the three control inputs: Write Enable ( $\overline{WE}$ ), Chip Select ( $\overline{CS}$ ), and Clock (CP), are LOW the information on the data inputs (D<sub>0</sub> – D<sub>3</sub>) is written into the memory location selected by the address inputs (A<sub>0</sub> – A<sub>3</sub>). If the input data changes while  $\overline{WE}$ , CS, and CP are LOW, the contents of the selected memory location follows these changes provided set-up time criteria are met.

Read Operation – Whenever  $\overline{CS}$  is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the address inputs (A<sub>0</sub> – A<sub>3</sub>) is edge triggered into the Output Register.

A 3-State Output Enable  $(\overline{EO})$  controls the output buffers. When  $\overline{EO}$  is HIGH the four outputs  $(Q_0 - Q_3)$  are in a high impedance or OFF state; when  $\overline{EO}$  is LOW, the outputs are determined by the state of the Output Register.

DC CHARACTERISTICS: VDD as shown, Vgg = 0 V (See Note 1)

				11.6.1			LIMIT	S					MARK STATE	Control of the second
SYMBOL	PARAMETE	R	V	DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
	METALON TO	A T	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			I SA SIGNAL TO SE
	Output OFF	хс									1.6 12		MIN, 25°C MAX	Output Returned
lozh	Current HIGH	7 rent HIGH XM 0.4	μΑ	MIN, 25°C MAX	to V <sub>DD</sub> , EO = V <sub>DD</sub>									
	Output OFF	хс									-1.6 - 12		MIN, 25°C MAX	Output Returned to V <sub>SS</sub> EO = V <sub>DD</sub> All inputs at 0 V or V <sub>DD</sub>
IOZL	Current LOW	XM								leo I	-0.4 - 12	μΑ	MIN, 25°C MAX	
	Quiescent Power	хс			20 150			40 300	Wo	STATE OF	80 600	dimino.	MIN, 25°C MAX	
	Supply	XM			5 150			10 300			20 600	μΑ	MIN, 25°C MAX	

Notes on following page.

#### FAIRCHILD CMOS • 4710B/4710BX

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V <sub>DD</sub> = 1		5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
	READ MODE			- None	97.1							
tPLH tPHL	Propagation Delay, CP to Output		146 125	292 250		56 49	112 98		40 34	80 68	ns	
tPZH tPZL	Enable Time, EO to Output		57 81	114 162		20 31	40 62		16 23	32 46	ns	$(R_L = 1 k\Omega \text{ to VSS})$ $(R_L = 1 k\Omega \text{ to VDD})$
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable Time, EO to Output	and the same of	57 72	114 144		29 31	58 62		23 25	46 50	ns	$(R_L = 1 k\Omega \text{ to VSS})$ $(R_L = 1 k\Omega \text{ to VDD})$
<sup>t</sup> TLH <sup>t</sup> THL	Output Transition Time		75 80	150 160		45 45	90		35 35	70 70	ns	
	WRITE MODE			18		min h						
twWE	Minimum WE Pulse Width (Note 3)	218	109	-	104	52		62	31		ns	C <sub>L</sub> = 50 pF,
twCS	Minimum CS Pulse Width (Note 3)	226	113		124	62	DOM:	74	37		ns	$R_L = 200 k\Omega$
t <sub>w</sub> CP	Minimum CP Pulse Width (Note 3)	240	120		124	62		74	37		ns	Input Transition
t <sub>s</sub>	Set-Up Time CS to WE (Note 4) Hold Time, CS to WE (Note 4)	326 0	163 -15		198	99		134	67 -5		ns ns	Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, CS to CP Hold Time, CS to CP	186	93 -15	12 N	104	52 -10	A	68	34 -5		ns ns	
ts	Set-Up Time, Dn to WE (Note 4)	176	68	and '	70	35	1779	48	24		ns	
th	Hold Time, Dn to WE (Note 4)	0	-15		0	-10		0	-5		ns	
t <sub>S</sub>	Set-Up Time, Address to WE (Note 4)	206	103		100	50		58	29		ns	
th	Hold Time, Address to WE (Note 4)	0	-15		0	-10		0	-5		ns	
	READ MODE		The state of	5.4								
ts	Set-Up Time Address to CP	706	353	Man	372	186	rein	208	104	UASIA	ns	
th	Hold Time Address to CP	0	-15	1024 8	0	-10	Ma s	0	-5		ns	

## th

- NOTES:

  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  3. Writing occurs when WE; CE, and CP are LOW.


  4. Assuming WE is utilized as a Writing STROBE.

  5. It is recommended that input rise and fall times to the Clock Input be less than 15 \(\mu\)s at \(\mu\_D = 5\) V, 4 \(\mu\)s at \(\mu\_D = 10\) V and 3 \(\mu\)s at \(\mu\_D = 15\) V.


#### FAIRCHILD CMOS • 4710B/4710BX

#### SWITCHING WAVEFORMS

#### READ MODE




EO TO OUTPUT ENABLE AND DISABLE TIMES



MINIMUM CP PULSE WIDTH, PROPAGATION DELAY CLOCK TO OUTPUT,
AND SET-UP AND HOLD TIMES ADDRESS TO CLOCK

**CONDITIONS**:  $\overline{CS} = \overline{EO} = LOW, \overline{WE} = HIGH$ 

#### WRITE MODE




MINIMUM  $\overline{\text{CS}}$  PULSE WIDTH, MINIMUM WRITE ENABLE PULSE WIDTH, SET-UP AND HOLD TIMES ADDRESS TO  $\overline{\text{WE}}$ , DATA TO  $\overline{\text{WE}}$ , AND  $\overline{\text{CS}}$  to  $\overline{\text{WE}}$  CONDITIONS: CP = LOW

NOTE: Set-Up (t<sub>s</sub>) and Hold Times (t<sub>h</sub>) are shown as positive values but may be specified as negative values.

#### SWITCHING WAVEFORMS (CONT'D)

WRITE MODE



SET-UP AND HOLD TIMES, CS TO CP

NOTE: Set-up Times  $(t_g)$  and Hold Times  $(t_h)$  are shown as positive values, but may be specified as negative values.

# 4720B/4720BX 256-BIT RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS


DESCRIPTION — The 4720B/4720BX is a 256-Bit Random Access Memory with 3-State Outputs. It has a Data Input (D), eight Address inputs (A<sub>Q</sub>-A<sub>T</sub>), an active HIGH Write Enable Input (WE), an active LOW Chip Select Input ( $\overline{\text{CS}}$ ), an active HIGH 3-State Output (Q) and an active LOW 3-State Output ( $\overline{\text{O}}$ ). Information on the Data Input (D) is written into the memory location selected by the Address Inputs (A<sub>Q</sub>-A<sub>T</sub>) when the Chip Select Input ( $\overline{\text{CS}}$ ) is LOW and the Write Enable Input (WE) is HIGH. Under these conditions, the device is transparent, i.e., the data input is reflected at the True and Complementary Outputs (Q,  $\overline{\text{Q}}$ ). Information is read from the memory location selected by the Address Inputs (A<sub>Q</sub>-A<sub>T</sub>) while the Chip Select ( $\overline{\text{CS}}$ ) and the Write Enable (WE) Inputs are LOW. The Q Output is the information written into the memory,  $\overline{\text{Q}}$  is its complement. When the Chip Select Input ( $\overline{\text{CS}}$ ) is HIGH, both outputs (Q,  $\overline{\text{Q}}$ ) are held in the high impedance OFF state. This allows other 3-State outputs to be wired together in a bus arrangement. The 4720B/4720BX offers fully static operation.


The 4720B is specified to operate over a power supply voltage range of 4.5 to 12.5 V. The 4720BX is specified to operate over a power supply voltage range of 3 to 15 V.

- 3-STATE OUTPUTS
- ORGANIZATION 256 WORDS X 1-BIT
- . ON-CHIP DECODING
- TRUE AND COMPLEMENT OUTPUTS AVAILABLE
- . FULLY STATIC
- . LOW POWER DISSIPATION
- . HIGH SPEED
- TYPICAL HOLDING VOLTAGE OF 1.5 V

#### MODE SELECTION

cs	WE	Q	ā	MODE			
L	Н	Data Written Into Memory	Complement of Data Written Into Memory	Write			
L	L	Data Written Into Memory	Complement of Data Written Into Memory	Read			
Н	×	High Impedance	High Impedance	Inhibit			





#### FAIRCHILD CMOS • 4720B/4720BX

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

SYMBOL						- 1	LIMITS							
	PARAMETER		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
IOZH	Output OFF Current, HIGH	хс					a consi	GAR			1.6 12	μА	MIN, 25°C MAX	Output Returned to V <sub>DD</sub> , CS = V <sub>DD</sub>
		XM									0.4		MIN, 25°C MAX	
lozL	Output OFF Current, LOW	хс									-1.6 -12	μA MIN	MIN, 25°C MAX	Output Returned to V <sub>SS</sub> , CS = V <sub>DD</sub>
		XM							Negative		-0.4 -12		MIN, 25°C MAX	
I <sub>DD</sub>	Quiescent Power Supply Current	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
		XM			5 150	RARH	ena i	10 300	i Tue	state to	20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)

					UNITS								
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V				V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			TEST CONDITIONS	
The sale		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	READ MODE						6.3						
tPLH	Propagation Delay,		250	500		95	190		68	136			
tPHL	Address to Output		250	500		95	190	R An	68	136	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )	
tPZH	5 11 T = 0		30	60		15	30		11	22			
tPZL	Enable Time, CS to Output		35	70		17	34		12	24	ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$	
tPHZ	B: 11 T: BB - B - B		25	50		15	30		11	22		$(R_L = 1 k\Omega \text{ to VSS})$	
tPLZ	Disable Time, CS to Output		27	54		16	32		12	24	ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$	
tTLH	O T T	0 0000	75	150	3/8	35	70		25	50			
tTHL	Output Transition Time		75	150		35	70		25	50	ns		
	WRITE MODE		-	-	-		Contract of the last	ATTEN S	THE SE	10000			
tPLH	Propagation Delay,	386	250	500		100	200		65	130			
tPHL	WE to Output	Sec.	250	500		100	200		65	130	ns	C <sub>L</sub> = 50 pF,	
PERM	WRITE MODE				W S							R <sub>L</sub> = 200 kΩ	
twWE	Minimum WE Pulse Width	240	120		110	55		80	40	No.	ns	Input Transition	
t <sub>s</sub>	Set-Up Time, D to WE	80	40		38	19		28	14		7 6 7 7 7	Times ≤ 20 ns	
th	Hold Time, D to WE	40	20		22	11	-	18	9		ns		
t <sub>s</sub>	Set-Up Time, Address to WE	260	130		130	65		90	45		-		
th	Hold Time, Address to WE	160	80	E ONA	80	40	DIN SI	40	20	No.	ns		
t <sub>s</sub>	Set-Up Time, CS to WE	60	30	1000000	30	15	1416	20	10				
th	Hold Time, CS to WE	60	30		30	15		20	10		ns		

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


  2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  3. All set-up (t<sub>s</sub>) and hold (t<sub>h</sub>) times are measured with minimum write enable pulse width (t<sub>w</sub>WE).

#### FAIRCHILD CMOS • 4720B/4720BX


#### SWITCHING WAVEFORMS

#### **READ MODE**



#### CS TO OUTPUT ENABLE AND DISABLE TIMES

#### WRITE MODE



MINIMUM PULSE WIDTH FOR WE AND SET-UP AND HOLD TIMES, D TO WE,  ${\rm A_{\rm B}}$  TO WE, and  $\overline{\rm CS}$  TO WE

Note: Set-up and Hold Times are shown as positive values but may be specified as negative values.

#### 7

## 4721B/4721BX

## 1024-BIT (256 x 4) RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS

FAIRCHILD CMOS LSI

 $\begin{array}{l} \textbf{DESCRIPTION} - \text{The } 4721\text{B}/4721\text{BX} \text{ is a } 1024\text{-Bit Random Access Memory, organized } 256 \text{ words } x \\ 4 \text{ bits, with } 3\text{-state outputs. It has four Data Inputs } (D_0 \cdot D_3), \text{ eight Address Inputs } (A_0 \cdot A_7), \text{ an active LOW Write Enable Input } (\overline{\text{WE}}), \text{ two Chip Select Inputs, one active LOW } (\overline{\overline{\text{CS}}_0}) \text{ and one active HIGH } (CS_1), \text{ four } 3\text{-State Data Outputs } (Q_0 \cdot Q_3) \text{ and an active LOW Output Enable Input } (\overline{\text{EO}}). \end{array}$ 


Information on the Data Inputs  $(\underline{D_0} \cdot D_3)$  is written into the memory location selected by the Address Inputs  $(A_0 \cdot A_7)$  when  $\overline{CS_0}$  and  $\overline{WE}$  are LOW and  $CS_1$  is HIGH. Under these conditions the Outputs  $(Q_0 \cdot Q_3)$  are held in a high impedance OFF state. Information is read from the memory location selected by the Address Inputs  $(A_0 \cdot A_7)$  while  $\overline{CS_0}$  is LOW and  $CS_1$  and  $\overline{WE}$  are HIGH. When  $\overline{CS_0}$  is HIGH or  $CS_1$  is LOW all Outputs  $(Q_0 \cdot Q_3)$  are held in the high impedance OFF state. This allows other 3-state outputs to be wired together in a bus arrangement.


A HIGH on the active LOW Output Enable Input ( $\overline{E0}$ ) forces all Data Outputs ( $Q_0$ - $Q_3$ ) to a high impedance OFF status regardless of all other input conditions. The 4721B/4721BX offers fully static operation. The 4721B is specified to operate over a power supply voltage range of 5  $\pm$  0.5 V. The 4721BX is specified to operate over a power supply voltage range of 4.5 V to 12.5 V.

- TYPICAL HOLDING VOLTAGE OF 1.5 V
- 3-STATE OUTPUTS
- ORGANIZATION 256 WORDS X 4 BITS
- . ON-CHIP DECODING
- . FULLY STATIC OPERATION
- LOW POWER DISSIPATION
- . HIGH SPEED
- TWO CHIP SELECT INPUTS FOR EASY MEMORY EXPANSION
- ACTIVE LOW OUTPUT ENABLE INPUT

#### PIN NAMES

$A_0 - A_7$	Address Inputs
$D_0 - D_3$	Data Inputs
$\overline{CS}_0$ , $CS_1$	Chip Select (Active LOW and Active HIGH) Inputs
WE	Write Enable (Active LOW) Input
$Q_0 - Q_3$	Data Outputs
FO	Output Enable (Active LOW) Input





#### FAIRCHILD CMOS • 4721B/4721BX

#### MODE SELECTION

	INP	UTS		OUTPUTS	MODE			
EO	CS <sub>0</sub>	CS <sub>1</sub>	WE	Qn				
Н	X	X	X	High Impedance	Output Disabled			
Н	L	Н	L	High Impedance	Write - Output Disabled			
Н	L	Н	Н	High Impedance	Output Disabled			
L	Н	X	X	High Impedance	Inhibit			
L	X	L	X	High Impedance	Inhibit			
L	L	Н	L	Data Written Into Memory	Write - Transparent			
L	L	Н	Н	Data Written Into Memory	READ			

L = LOW Level H = HIGH Level X = Don't Care

#### DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)


SYMBOL	PARAMETER						LIMIT	930	market in the	a sectional and today				
			V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 12.5 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	11 271 cg.l.	ogal arminist	The 1900 July 200 on 1917
Гохн	Output OFF	хс	С		des ent		X B F D	i de la	Mark Town	nož ří zeobrů	1.6 12	μА	MIN, 25°C MAX	Output Returned to V <sub>DD</sub> , EO = V <sub>DD</sub>
	Current HIGH	XM					2 (a) 24	91713	2 TO 2	C TRAFE	0.4 12		MIN, 25°C MAX	
lozL	Output OFF Current LOW	хс									-1.6 - 12	μА	MIN, 25°C MAX	Output Returned to VSS, EO = VDD
		XM								3	-0.4 - 12		MIN, 25°C MAX	
I <sub>DD</sub>	Quiescent Power	хс			32.5 250			65 500			130 1000	μА	MIN, 25°C MAX	$\overline{CS}_0 = V_{DD}$ , $CS_1 = V_{SS}$ All inputs at 0 V or $V_{DD}$
	Supply Current	XM			8.75 250			17.5 500	NO.534	UL PALS	35 1000		MIN, 25°C MAX	

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


A Company					150	entation of the						
SYMBOL	PARAMETER	V	DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 12.5 V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	tion) sign	r 3 minit
<sup>t</sup> PLH	READ MODE Propagation Delay,		420			240		n	180	Dir sele	ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$ Input Transition
tPHL .	Address to Output		420			240			180			Times≤ 20 ns
tPZH	Enable Time, CS <sub>0</sub> , CS <sub>1</sub> or		150			70			50			$(R_L = 1 k\Omega \text{ to VSS})$
tPZL	EO to Output		150	6.1		70			50		ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$
tPHZ	Disable Time, CS <sub>0</sub> , CS <sub>1</sub> or	187	150	320		70			50			(RL = 1 kΩ to VSS)
tPLZ	EO to Output		150			70			50		ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub>
tTLH			75	1000	HA	35			25	Timen.	ns	
tTHL	Output Transition Time	1 18	75	177%		35		1	25	0.00		
	WRITE MODE	100		-				-			9	
twWE	Minimum WE Pulse Width	100	180	disen-		100			80	34	ns	
ts	Set-Up Time, Dn to WE		150			120	n-Stag	-	115			
th	Hold Time, Dn to WE		40			20	1		15		ns	
ts	Set-Up Time, Address to WE		150	1 3 8		120			115		MOLL	
th	Hold Time, Address to WE		40			20	6 8		15		ns	
ts	Set-Up Time, CS <sub>0</sub> or CS <sub>1</sub> to WE		150		0	120			115			100
th	Hold Time, CS0 or CS1 to WE		40			20			15		ns	The second second

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### **AC WAVEFORMS**



#### **OUTPUT ENABLE AND DISABLE TIMES**



MINIMUM WE PULSE WIDTH AND SET-UP AND HOLD TIMES, D<sub>n</sub> TO WE, A<sub>n</sub> TO WE, AND  $\overline{\text{CS}}_0$  OR CS<sub>1</sub> TO WE

NOTE:

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

## 4722B

### PROGRAMMABLE TIMER/COUNTER


GENERAL DESCRIPTION -The 4722B Programmable Timer/Counter is a monolithic controller capable of producing accurate microsecond to five day time delays. Long delays, up to three years, can easily be generated by cascading two timers. The timer consists of a time base oscillator programmable 8-bit counter and control flip-flop. An external resistor capacitor (R<sub>x</sub>C<sub>x</sub>) network sets the oscillator frequency and allows delay times from 1  $R_x C_x$  to 255  $R_x C_x$  to be selected. In the astable mode of operation, 255 frequencies or pulse patterns can be generated from a single  $R_x C_x$  network. These frequencies or pulse patterns can also easily be synchronized to an external signal. The Trigger Input (T), Master Reset Input (MR) and Data Outputs ( $\overline{0}_0$ ,  $\overline{0}_2$ ,  $\overline{0}_4$ ,  $\overline{0}_8$ ,  $\overline{0}_{16}$ ,  $\overline{0}_{32}$ ,  $\overline{0}_{64}$ ,  $\overline{0}_{128}$ ) are all TTL and DTL compatible for easy interface with digital system. The timer's high accuracy and versatility in producing a wide range of time delays makes it ideal as a direct replacement for mechanical or electromechanical devices.


- ACCURATE TIMING FROM MICROSECONDS TO DAYS
- PROGRAMMABLE DELAYS FROM 1 R  $_{\rm C_X}$  TO 255 R  $_{\rm X}$ C  $_{\rm X}$  TTL, DTL AND CMOS COMPATIBLE OUTPUTS
- TIMING DIRECTLY PROPORTIONAL TO R<sub>x</sub>C<sub>x</sub> TIME CONSTANT
- HIGH ACCURACY
- EXTERNAL SYNC AND MODULATION CAPABILITY
- WIDE SUPPLY VOLTAGE RANGE
- **EXCELLENT SUPPLY VOLTAGE REJECTION**
- LOW POWER DISSIPATION

#### PIN NAMES

External Resistor/Capacitor Connection Rx/Cx Trigger Input MOD Modulation Input MR Master Reset Input VREG Regulator Output TBO Time Base Output (Open Drain) Data Outputs (Active Low-Open Drain)

01,02,04,08, 016,032,064,0128





#### FAIRCHILD CMOS • 4722B

#### **FUNCTIONAL DESCRIPTION**

When power is applied to the 4722B with no Trigger (T) or Master Reset (MR) Inputs, the circuit starts with all outputs in a high impedance OFF state. Application of a positive-going trigger pulse to T initiates the timing cycle. The Trigger Input (T) activates the Time-Base Generator, enables the counter and sets the counter outputs LOW. The time-base generator generates timing pulses with a period  $T = 1 R_X C_X$ . These clock pulses are counted by the 8-stage Binary Counter. The timing sequence is completed when a positive-going pulse is applied to MR.


Once triggered, the circuit is immune from additional trigger inputs until the timing cycle is completed or a Master Reset is applied. If both the Master Reset and Trigger Inputs are activated simultaneously, the Trigger Input takes precedence.

Figure 1 gives the timing sequence of output waveforms at various circuit terminals, subsequent to a Trigger Input. When the circuit is in a Master Reset state, both the time-base and the counter sections are disabled and all the counter outputs are in a high impedance OFF state.

In most timing applications, one or more of the counter outputs are connected to the Master Reset terminal with S1 closed (Figure 2). The circuit starts timing when a Trigger Input is applied and automatically resets itself to complete the timing cycle when a programmed count is completed. If none of the counter outputs are connected back to the Master Reset terminal (switch S1 open), the circuit operates in an astable or free-running mode, following a Trigger Input.

#### **Important Operating Information**

- · Ground connection is pin 9.
- Master Reset sets all outputs to a high impedance OFF state.
- Trigger sets all outputs LOW.
- Time-base TBO can be disabled by bringing the R<sub>X</sub>/C<sub>X</sub> Input LOW via a pull-down resistor.
- Normal Time-base Output (TBO) is a negative-going pulse greater than 500 ns.
- Master Reset stops the time-base generator.
- Data outputs  $\overline{O}_1 \dots \overline{O}_{128}$  sink 1.6 mA current with  $V_{OL} \leq 0.4 \text{ V}$ ;
- For use with external clock, minimum clock pulse amplitude should be 0.7 V<sub>DD</sub>, with greater than 1 μs pulse duration.



CIRCUIT CONTROLS

Data Outputs  $(\overline{O}_1 \dots \overline{O}_{128})$ The Data Outputs are buffered open-drain type stages, as shown in the block diagram. Each output is capable of sinking 1.6 mA at 0.4 V V<sub>OI</sub>. In the Master Reset condition, all the Data Outputs are in a high impedance OFF state. Following a Trigger Input, the Outputs change state in accordance with the timing diagram of Figure 1. The Data Outputs can be used individually, or can be connected together in a wired-OR configuration, as described in the Programming section.

Master Reset and Trigger Inputs (MR and T)

The circuit is reset or triggered with positive-going control pulses applied to MR and T, respectively. Once triggered, the circuit is immune to additional trigger inputs until the end of the timing cycle.

Modulation Input (MOD)

The oscillator time-base period T can be modulated by applying a dc voltage to MOD. The time-base generator can be synchronized to an external clock by applying a sync pulse to MOD, as shown in Figure 3.

The time base can be synchronized by setting the time-base period T to be an integer multiple of the sync pulse period, Te. This can be done by choosing the timing components R, and C, such that:

$$T = R_x C_x = (T_s/m)$$

where


m is an integer, 1 ≤ m ≤ 10


Figure 4 gives the typical pull-in range for harmonic synchronization for various values of harmonic modulus, m. For m < 10, typical pull-in range is greater than ±4% of time-base frequency.

 $R_x/C_x$  Connection
The time-base period T is determined by the external  $R_xC_x$  network connected to  $R_x/C_x$ . When the time base is triggered, the waveform at  $R_x/C_x$  is an exponential ramp with a period T = 1.0  $R_xC_x$ .

Time-Base Output (TBO)

The Time-Base Output is an open-drain type stage as shown in the block diagram and requires a pull-up resistor to V<sub>REG</sub> for proper circuit operation. In the Master Reset state, the time-base output is in a high impedance OFF state. After triggering, it produces a negative-going pulse train with a period  $T = R_X C_X$  as shown in the diagram of Figure 1. The Time-Base Output is internally connected to the binary-counter section and can also serve as the input for the external clock signal when the circuit is operated with an external time base. The counter section triggers on the negative-going edge of the timing or clock pulses generated at TBO. The counter section can be disabled by clamping the voltage level at TBO to ground.





Regulator Output ( $V_{REG}$ )
The Regulator Output ( $V_{REG}$  is used internally to drive the counter and the control logic. This terminal can also be used as a supply to additional 4722B circuits when several timer circuits are cascaded (see *Figure 6*) to minimize power dissipation. For circuit operation with an external clock,  $V_{REG}$  can be used as the  $V_{DD}$  input terminal to power down the internal time base and reduce power dissipation. When supply voltages less than 4.5 V are used with the internal time-base,  $V_{REG}$  should be shorted to  $V_{DD}$ .

#### MONOSTABLE OPERATION

#### Precision Timing

In precision timing applications, the 4722B is used in its monostable or self-resetting mode. The generalized circuit connection for this application is shown in Figure 2. The output is normally OFF and goes LOW following a Trigger Input. It remains LOW for the time duration,  $T_{O}$ , and then returns to the OFF state. The duration of the timing cycle  $T_{O}$  is given as:

where T =  $R_x C_x$  is the time-base period as set by the choice of timing components at  $R_x/C_x$  and N is an integer in the range of  $1 \le N \le 255$  as determined by the combination of counter outputs  $\overline{O}_1 \dots \overline{O}_{128}$ , connected to the output bus.

are shorted to the output bus, the total time delay is  $T_O = (1 + 16 + 32) T = 49 T$ . In this manner, by proper choice of counter terminals connected to the output bus, the timing cycle can be programmed to be 1  $T \le T_O \le 255 T$ .

#### Ultra-Long Time-Delay Application

Two 4722Bs can be cascaded as shown in Figure 5 to generate extremely long time delays. Total timing cycle of two cascaded units can be programmed from  $T_O = 256 R_x C_x$  to  $T_O = 65.536 R_x C_x$  in 256 discrete steps by selectively shorting one or more of the Data Outputs from Unit 2 to the output bus. In this application, the Master Reset and the Trigger Inputs of both units are tied together and the Unit 2 time base generative. ator is disabled. Normally, the output is OFF when the system is reset. On triggering, the output goes LOW where it remains for a total of (256)<sup>2</sup> or 65.536 cycles of the time-base oscillator.

In cascaded operation, the time-base generator of Unit 2 can be powered down to reduce power consumption by using the circuit connection of Figure 6. In this case, the V<sub>DD</sub> terminal of Unit 2 is left open, and the second unit is powered from the V<sub>REG</sub> Output of Unit 1 by connecting the VREG (pins 15) of both units together.


#### **ASTABLE OPERATION**

The 4722B can be operated in its astable or free-running mode by disonnecting the Master Reset Input from the Data Outputs. Two typical circuits are shown in Figure 7 and 8. The circuit in Figure 7 operates in its free-running mode with external trigger and reset signals. It starts counting and timing following a Trigger Input until an external Master Reset pulse is applied. Upon application of a positive-going reset signal to MR, the circuit reverts back to its Master Reset state. This circuit is essentially the same as that of Figure 2 with the feedback switch S1 open.

The circuit of Figure 8 is designed for continuous operation. It self-triggers automatically when the power supply is turned on, and continues to operate in its free-running mode indefinitely, in astable or free-running operation; each of the counter outputs can be used individually as synchronized oscillators, or they can be interconnected to generate complex pulse patterns.

#### **Binary Pattern Generation**

In astable operation, as shown in Figure 7, the output of the 4722B appears as a complex pulse pattern. The waveform of the output pulse train can be determined directly from the timing diagram of Figure 1, which shows the phase relations between the counter outputs. Figures 9 and 10 show some of the complex pulse patterns that can be generated. The pulse pattern repeats itself at a rate equal to the period of the highest counter bit connected to the common output bus. The minimum pulse width contained in the pulse train is determined by the lowest counter bit connected to the output.



7-303

The 4722B can be operated with an external clock or time base by disabling the internal time-base generator and applying the external clock input to  $\overline{\text{TBO}}$ . The recommended circuit connection for this application is shown in Figure 11. The internal time base is de-activated by connecting a resistor from  $R_X C_X$  to ground. The counters are triggered on the negative-going edges of the external clock pulse.

#### FREQUENCY SYNTHESIZER

The programmable counter section of the 4722B can be used to generate 255 discrete frequencies from a given Time-Base Output setting using the circuit connection of Figure 12. The circuit output is a positive pulse train with a pulse width equal to T, and a period equal to (N + 1) T where N is the programmed count in the counter. The modulus N is the total count corresponding to the Data Outputs connected to the output bus. For example, if pins 1, 3, and 4 are connected together to the output bus, the total count is N = 1 + 4 + 8 = 13, and the period of the output waveform is equal to (N + 1) T or 14 T. In this manner, 255 different frequencies can be synthesized from a given time-base setting.




Fig. 11 Operation with External Clock

Fig. 12 Frequency Synthesis from Internal Time-Base




Fig. 13 Frequency Synthesis by Harmonic Locking to an External Reference

7

#### SYNTHESIS WITH HARMONIC LOCKING

The harmonic synchronizing feature of the time base can be used to generate a wide number of discrete frequencies from a given input reference frequency. The circuit connection for this application is shown in Figure 13 (see Figures 3 and 4 for external sync waveform and harmonic capture range). If the time base is synchronized to (m)th harmonic of input frequency where  $1 \le m \le 10$ , the frequency  $f_0$  of the output waveform in Figure 13 is related to the input reference frequency  $f_0$  as


$$f_0 = f_R \frac{m}{(N+1)}$$

where m is the harmonic number, and N is the programmed counter modulus. For a range of  $1 \le N \le 255$ , the circuit of *Figure 13* can produce 2550 different frequencies from a single fixed reference.

The circuit of Figure 13 can be used to generate frequencies which are not harmonically related to a reference input. For example, by selecting the external  $R_X C_X$  to set m=10 and setting N=5, a 100 Hz output frequency synchronized to 60 Hz power line frequency can be obtained.

#### STAIRCASE GENERATOR

The 4722B Programmable Timer/Counter can be interconnected with an external operational amplifier and a precision resistor ladder to form a staircase generator as shown in Figure 14. Under Master Reset condition, the output is LOW. When a Trigger is applied, the op amp output goes HIGH and generates a negative-going staircase of 256 equal steps. The time duration of each step is equal to the time-base period T. The staircase can be stopped at any level by applying a disable signal to TBO, through a steering diode, as shown in Figure 14. The count is stopped when TBO is clamped.



section. When a strobe input is applied, the  $R_{\chi}C_{\chi}$  low-pass network between the Master Reset and the Trigger Inputs resets the timer, then triggers it. This strobe input also sets the output of the bistable latch to a HIGH stage and activates the counter.


The circuit generates a staircase voltage at the op amp output. When the level of the staircase reaches that of the analog input to be sampled, the comparator changes state, activates the bistable latch and stops the count. At this point, the voltage level at the op amp output corresponds to the sampled analog input. Once the input is sampled, it is held until the next strobe signal.

#### ANALOG-TO-DIGITAL CONVERTER

Figure 16 shows a simple 8-bit A/D converter system using the 4722B. Circuit operation is very similar to that of the digital sample and hold system of Figure 15. In the case of A/D conversion, the digital output is obtained in parallel format from the binary-counter outputs with the output at pin 8 corresponding to the most significant bit (MSB).

#### DIGITAL TACHOMETER TIME BASE

A digital tachometer requires a time-base generator to supply two pulse outputs at specific intervals, e.g., every second. The first pulse is a command (load) to transfer the accumulated counts in the counter section into latches (memory); the second resets the counter to zero. A simple adjustable time base, accurate to approximately  $\pm 0.5\%$ , can be implemented using the circuit in Figure 17.



## 4723B **DUAL 4-BIT ADDRESSABLE LATCH**

DESCRIPTION - The 4723B is a Dual 4-Bit Addressable Latch with common control inputs; these include two Address Inputs (A $_0$ , A $_1$ ), an active LOW Enable Input ( $\overline{E}$ ) and an active HIGH Clear Input (CL). Each latch has a Data Input (D) and four Outputs (Q $_0$ -Q $_3$ ).

When the Enable  $(\overline{E})$  and Clear (CL) Inputs are HIGH, all Outputs  $(Q_0-Q_3)$  are LOW. Dual 4-channel demultiplexing occurs when the Clear Input (CL) is HIGH and the Enable Input (E) is LOW.

When the Clear (CL) and Enable ( $\overline{E}$ ) inputs are LOW, the selected Output ( $\Omega_0$ - $\Omega_3$ ), determined by the Address Inputs ( $A_0$ ,  $A_1$ ), follows the Data Input (D). When the Enable Input ( $\overline{E}$ ) goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode ( $\overline{E}$  = CL = LOW), changing more than one bit of the address (A<sub>0</sub>, A<sub>1</sub>) could impose a transient wrong address. Therefore, this should only be done while in the memory mode ( $\overline{E}$  = HIGH, CL = LOW).

- . SERIAL-TO-PARALLEL CAPABILITY
- OUTPUT FROM EACH STORAGE BIT IS AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DECODING OR DEMULTIPLEXING CAPABILITY
- . EASILY EXPANDABLE
- ACTIVE HIGH COMMON CLEAR

#### PIN NAMES

A0, A1 Da, Db

Address Inputs Data Inputs


CL

Enable Input (Active LOW) Clear Input (Active HIGH) Parallel Latch Outputs

4723B V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8 CONNECTION DIAGRAM DIP (TOP VIEW) Ē 14 D<sub>b</sub> 13 O<sub>3b</sub> 12 Q<sub>2b</sub> 11 O<sub>1b</sub> 10 NOTE: The Flatpak version has the same

LOGIC SYMBOL

pinouts (Connection Diagram) as the Dual In-line Package.



#### FAIRCHILD CMOS • 4723B

#### MODE SELECTION

Ē	CL	MODE
L	L	Addressable Latch
Н	L	Memory
L	Н	Dual 4-Channel Demultiplexer
Н	Н	Clear

H = HIGH Level L = LOW Level

#### TRUTH TABLE

CL	Ē	D	A <sub>0</sub>	A <sub>1</sub>	00	01	02	03	MODE
н	Н	×	×	X	L	L	L	Land	Clear
Н	L	L	L	L	L	L	L	L	Demultiplex
Н	L	Н	L	L	Н	L	L	L	
Н	L	L	Н	L	L	L	L	L	
Н	L	Н	Н	L	L	Н	L	L	
Н	L	L	L	Н	L	L	L	L	
Н	L	Н	L	Н	L	L	Н	L	
Н	L	L	Н	Н	L	L	L	L	- yrmina
Н	L	Н	Н	Н	L	L	L	Н	BUT IN BOAL
L	Н	×	×	×	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Memory
L	L	L	L	L	L	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Addressable
L	L	Н	L	L	Н	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Latch
L	L	L	Н	L	QN-1	L	Q <sub>N-1</sub>	Q <sub>N-1</sub>	
L	L	Н	Н	L	Q <sub>N-1</sub>	Н	Q <sub>N-1</sub>	Q <sub>N-1</sub>	
L	L	L	L	Н	Q <sub>N-1</sub>	Q <sub>N-1</sub>	L	Q <sub>N-1</sub>	
L	L	Н	L	Н	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Н	QN-1	
L	L	L	Н	Н	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>	L	
L	L	Н	Н	Н	Q <sub>N-1</sub>	QN-1	Q <sub>N-1</sub>	Н	

L = LOW Level H = HIGH Level X = Don't Care

 $Q_{N-1}$  = State before the positive transition of the Enable Input

#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
TOL	MAT	119	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	V C		3.60570
	Quiescent Power	хс			20 150	ij	W	40 300		ti	80 600	μА	MIN, 25°C MAX	All inputs at
IDD	Supply Current	хм	9		5 150			10		de	20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


Notes on following page.

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH tPHL	Propagation Delay, $\overline{E}$ to $Q_n$		110 110	225 225		50 50	100 100		35 35	80 80	ns	
tPLH tPHL	Propagation Delay, D to Qn	100	95 95	200 200		45 45	85 85		30 30	68 68	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Address to O <sub>n</sub>		120 120	250 250		55 55	100 100	100	40 40	80	ns	C <sub>1</sub> = 50 pF,
tPHL	Propagation Delay, CL to Qn		95	190		45	85		30	68	ns	
tTLH tTHL	Output Transition Time		75 75	135 135		40 40	70 70		25 25	45 45	ns	R <sub>L</sub> = 200 kΩ Input Transition Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, D to E Hold Time, D to E	50 30	30 15		30 30	10 15		24	5 10		ns	11mes \ 20 ms
t <sub>s</sub>	Set-Up Time, Address to E Hold Time, Address to E	90	30 -5		35 5	10		28	5		ns	
twE	Minimum E Pulse Width	70	50		35	20		28	15		ns	
twCL	Minimum CL Pulse Width	70	50		35	20	1	28	15		ns	

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### SWITCHING WAVEFORMS





MINIMUM PULSE WIDTH FOR  $\overline{E}$  AND CL AND SET-UP AND HOLD TIMES, D TO  $\overline{E}$  AND A<sub>n</sub> TO  $\overline{E}$ 


- Set-up and Hold Times are shown as positive values but may
- be specified as negative values.

  The Address to Enable Set-up Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.









## 4724B 8-BIT ADDRESSABLE LATCH

**DESCRIPTION** – The 4724B is an 8-Bit Addressable Latch with three Address Inputs  $(A_0-A_2)$ , a Data Input (D), an active LOW Enable Input ( $\overline{E}$ ), an active HIGH Clear Input (CL) and eight Parallel Latch Outputs  $(Q_0-Q_7)$ .


When the Enable  $(\overline{E})$  and the Clear (CL) Inputs are HIGH, all Outputs  $(Q_0-Q_7)$  are LOW. Eight-channel demultiplexing or active HIGH 1-of-8 decoding with output enable operation occurs when the Clear Input (CL) is HIGH and the Enable Input  $(\overline{E})$  is LOW.


When the Clear (CL) and Enable ( $\overline{E}$ ) Inputs are LOW, the selected Output (Q<sub>0</sub>-Q<sub>7</sub>)(determined by the address Inputs A<sub>0</sub>-A<sub>2</sub>) follows the Data Input (D). When the Enable Input ( $\overline{E}$ ) goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode ( $\overline{E}$  = CL = LOW), changing more than one bit of the addrass (A<sub>0</sub>-A<sub>2</sub>) could impose a transient wrong address. Therefore, this should only be done while in the memory mode ( $\overline{E}$  = HIGH. CL = LOW).

- . SERIAL-TO-PARALLEL CAPABILITY
- . EIGHT BITS OF STORAGE WITH THE OUTPUT OF EACH BIT AVAILABLE
- . RANDOM (ADDRESSABLE) DATA ENTRY
- . ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- . EASILY EXPANDABLE
- . COMMON ACTIVE HIGH CLEAR

#### PIN NAMES

A0-A2 Address Inputs
D Data Input
E Enable Input (Active LOW)
CL Clear Input (Active HIGH)
O0-O7 Parallel Latch Outputs





#### MODE SELECTION

Ē	CL	MODE
L	L	Addressable Latch
Н	L	Memory
L	н	Active HIGH 8-Channel Demultiplexer
Н	н	Clear

L = LOW Level H = HIGH Level

#### TRUTH TABLE

								PRESE	NT OU	TPUT ST	TATES			all Bersell Street
CL	Ē	D	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	00	01	02	03	04	05	06	07	MODE
Н	Н	X	X	X	X	L	L	L	L	L	L	L	L	CLEAR
Н	L	L	L	L	L	L	L	L	L	L	L	L	L	DEMULTIPLEX
Н	L	H	L	L	L	Н	L	L	L	L	L	L	L	INSTALL AND ADDRESS
Н	L	L	Н	L	L	L	L	L	L	L	L	L	L	
H	L.	H	н	L	Ļ	L.	н	Ŀ	L	D.L.	L.	oL.	L.	RECORP SUPER
H	i.	Н	Н.	:	Н.		Ė	Ė	Ė	Ė	i	Ė	H	ESS HOLL IVE
L	Н	X	X	X	X	Q <sub>N-1</sub>							->	MEMORY
L	L	L	L	L	L	L	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>				-	ADDRESSABLE
L	L	H	L	L	L	Н	Q <sub>N-1</sub>	QN-1				BAT SON	-	LATCH
L	L	L	Н	L	L	Q <sub>N-1</sub>	L	QN-1 .				100	-	Taken and
:	L :	H :	H :	:	:	Q <sub>N-1</sub>	н :	Q <sub>N-1</sub>					->	a Affilia and the sales
L	L	L	н	H	н	Q <sub>N-1</sub>	•	•				► Q <sub>N-1</sub>	L	
L	L	Н	Н	Н	н	Q <sub>N-1</sub>						➤ QN-1	Н	

L = LOW Level

H = HIGH Level

X = Don't Care

 $Q_{N-1}$  = State Before the Positive Transition of the Enable Input

#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S				17 100	HILLIAM	
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
	MINUS INS	0	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
las	Quiescent Power	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


Notes on following page.

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)

	2019	Listal	31/1/16	a Hita	LADIS	LIMIT	S	SITTE				
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{E}$ to $Q_n$		110	225 225		50 50	100		35 35	80 80	ns	
tPLH tPHL	Propagation Delay, D to Q <sub>n</sub>		95 95	200		45 45	85 85		30 30	68 68	ns	
tPLH tPHL	Propagation Delay, Address to Q <sub>n</sub>		120 120	250 250		55 55	100	MOST A	40 40	80 80	ns	C. = 50 pF
tPHL	Propagation Delay, CL to Qn		95	190		45	85		30	68	ns	CL = 50 pF,
tTLH tTHL	Output Transition Time		75 75	135 135		40 40	70 70		25 25	45 45	ns	R <sub>L</sub> = 200 kΩ Input Transition Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, D to E Hold Time, D to E	50 30	30 15		30	10 15		24	5 10		ns	- Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, Address to E Hold Time, Address to E	90	30 -5		. 35	10		28	5 0		ns	
twE	Minimum E Pulse Width	70	50		35	20		28	15		ns	
twCL	Minimum CL Pulse Width	70	50		35	20		28	15		ns	The second

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### SWITCHING WAVEFORMS




MINIMUM PULSE WIDTH FOR  $\overline{E}$  AND CL AND SET-UP AND HOLD TIMES, D TO  $\overline{E}$  AND  $A_n$  TO  $\overline{E}$ 


#### NOTES:


- NOTES:


  1. Set-up and Hold Times are shown as positive values but may be specified as negative values.

  2. The Address to Enable Set-up Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are









## 4725B/4725BX


# 64-BIT (16×4) RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS


Information on the four Data Inputs  $(D_0 \cdot D_3)$  is written into the memory location selected by the Address Inputs  $(A_0 \cdot A_3)$  when both the Chip Select Input  $(\overline{CS})$  and the Write Enable Input  $(\overline{WE})$  are LOW. Under these conditions, the Outputs  $(\overline{O_0} \cdot \overline{O_3})$  are held in a high impedance OFF state. Information is read from the memory location selected by the Address Inputs  $(A_0 \cdot A_3)$  while the Chip Select Input  $(\overline{CS})$  is LOW and the Write Enable Input  $(\overline{WE})$  is HIGH. The Outputs  $(\overline{O_0} \cdot \overline{O_3})$  are the complement of the information written into the memory. When the Chip Select Input  $(\overline{CS})$  is HIGH, all Outputs  $(\overline{O_0} \cdot \overline{O_3})$  are held in the high impedance OFF state. This allows other 3-State outputs to be wired together in a bus arrangement. The 4725B/A725BX offers fully static operation. The 4725B is specified to operate over a power supply voltage range of 4.5 to 12.5V. The 4725BX is specified to operate over a power supply voltage range of 3 to 15V.

- . 3-STATE OUTPUTS
- ORGANIZATION 16 WORDS X 4 BITS
- ON-CHIP DECODING
- . INVERTED DATA OUTPUT
- FULLY STATIC OPERATION
- TYPICAL HOLDING VOLTAGE OF 1.5V

#### MODE SELECTION

CS	WE	OUTPUTS	MODE
L	L	High Impedance	Write
L	н	Outputs are Complement of Data Written into Location	Read
Н	X	High Impedance	Inhibit





#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S							
SYMBOL	PARAMETE	R	V	DD = 5	V	V	DD = 1	0 V	V	OD = 1	5 V	UNITS	TEMP	TEST CONDITIONS	
		H	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
	Output OFF	хс		2	TU	III.	0	ITA	18		1.6 12	1	MIN, 25°C MAX	Output Returned	
Гохн	Current HIGH	XM									0.4	μА	MIN, 25°C MAX	to V <sub>DD</sub> , $\overline{\text{CS}}$ = V <sub>DD</sub>	
	Output OFF	хс			1940 s	Suppril.	Acisal y assisting	remiphe Turit	90 g	angles does d	-1.6 - 12	μА	MIN, 25°C MAX	Output Returned	
IOZL	Current LOW	XM									-0.4 - 12	μΑ	MIN, 25°C MAX	to V <sub>SS</sub> , CS = V <sub>DD</sub>	
r ŝ	Quiescent Power	хс		6	20 150	igel 3	deril Dors	40 300	r bis m. bis	230	80 600		MIN, 25°C MAX	All inputs at	
IDD	Supply Current	XM		1 8 8	5 150			10 300	ASU IN	20 µA		μΑ	MIN, 25°C MAX	0 V or V <sub>DD</sub>	

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_{A}$ = 25°C (See Note 2)


	ROLL THE STREET				1 100	LIMIT	S	45	ent-Fre	11 11 12	1 2	
SYMBOL	PARAMETER	V	DD = S	5 V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
	d <sub>e</sub> aba	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		· MARGARD DUR
tPLH tPHL	READ MODE Propagation Delay, Address to Output		250 250	500 500		98 98	196 196		65 65	130 130	ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$ Input Transition Times $\leq 20 \text{ ns}$
tPZH tPZL	Enable Time, CS to Output		55 66	110 135		24 30	50 60		18 22	36 44	ns	$R_L = 1 k\Omega$ to VSS $R_L = 1 k\Omega$ to VDD
tPHZ tPLZ	Disable Time, CS to Output		53 60	100 120		33	66 60		28 23	56 46	ns	$R_L = 1 k\Omega$ to $V_{SS}$ $R_L = 1 k\Omega$ to $V_{DD}$
<sup>†</sup> TLH <sup>†</sup> THL	Output Transition Time		65 75	130 150	L	30 35	60 70		25 25	50 50	ns	
<sup>t</sup> PZH <sup>t</sup> PZL	WRITE MODE  Enable Time, WE to Output		69 83	138 166		28 35	56 70		20 24	40 48	ns	R <sub>L</sub> = 1 k $\Omega$ to V <sub>SS</sub> R <sub>L</sub> = 1 k $\Omega$ to V <sub>DD</sub>
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable Time, WE to Output		60 72	120 144		26 32	52 64		18 24	36 48	ns	$R_L = 1 k\Omega$ to VSS $R_L = 1 k\Omega$ to VDD
t <sub>w</sub> WE	Minimum WE Pulse Width	160	79		72	36		52	26		ns	
t <sub>s</sub>	Set-Up Time, D <sub>n</sub> to WE Hold Time, D <sub>n</sub> to WE	170 24	85 12		80 12	39 6		60 7	30		ns	
t <sub>s</sub>	Set-Up Time, Address to WE Hold Time, Address to WE	300	150 -40		160	80 -20		120 30	60 -15		ns	
t <sub>s</sub>	Set-Up Time, CS to WE Hold Time, CS to WE	300 80	150 40	1947	160 40	80 20	7	120 30	60 15		ns	81 907 91 460


Notes on following page

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. All Set-Up  $(t_s)$  and Hold  $(t_h)$  times are measured with minimum Write Enable Pulse Width  $(t_w \overline{WE})$ .

#### SWITCHING WAVEFORMS


#### **READ MODE**







#### CS TO OUTPUT ENABLE AND DISABLE TIMES

#### WRITE MODE





#### WE TO OUTPUT ENABLE AND DISABLE TIMES



MINIMUM WE PULSE WIDTH AND SET-UP AND HOLD TIMES, Dn TO WE, An TO WE, AND CS TO WE

Note: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# **4727B** 7-STAGE COUNTER

**DESCRIPTION** — The 4727B is a 7-Stage Frequency Counter especially useful for frequency synthesis in musical applications. The device is designed to generate, from a primary chromatic scale, each of the twelve flats, sharps, and naturals comprising each chromatic scale of the seven additional octaves in the musical spectrum. Twelve 4727B devices are required to generate the entire musical spectrum from a primary scale.

The 4727B consists of a pair of 2-Bit Counters, with Clock Inputs (CP $_0$  and CP $_2$ ) and Parallel Outputs (O $_0$  and O $_1$ , O $_2$  and O $_3$ ), available, and three 1-bit counters, also with Clock Inputs (CP $_4$ , CP $_5$ , and CP $_6$ ) and Parallel Outputs (O $_4$ , O $_5$ , and O $_6$ ) available. Each counter advances on a LOW-to-HIGH transition at the appropriate Clock Input.

- . REPEATS A PRIMARY MUSICAL NOTE OR HALF NOTE IN SEVEN OCTAVES
- CLOCK INPUT EDGE TRIGGERED ON THE LOW-TO-HIGH TRANSITION
- BUFFERED OUTPUTS AVAILABLE FROM ALL SEVEN STAGES


#### **PIN NAMES**


CPO-CP6

CLOCK INPUTS (L→H TRIGGERED)

00-06

PARALLEL OUTPUTS





#### FAIRCHILD CMOS • 4727B


							LIMIT	S	BA		16.1				
SYMBOL	PARAMET	ER	V	DD =	5 V	·V	DD = 1	0 V	V	DD =	15 V	UNITS	TEMP	TEST COND	DITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		<b>副</b> 包含		
<sup>1</sup> он	Output High Current		-0.3 -0.25 -0.2			-0.84 -0.7 -0.56			-1.8 -1.5 -1.1			mA	MIN 25°C MAX	V <sub>OUT</sub> = 4.5 VFor V <sub>DD</sub> = 5 V. V <sub>OUT</sub> = 9.5 V For V <sub>DD</sub> = 10 V. V <sub>OUT</sub> = 13.5 V For V <sub>DD</sub> = 15 V.	Inputs at
loL	Output Low Current	D. J. Commission	0.64 0.51 0.36		911 911 914	1.6 1.3 0.9		EST STREET	4.2 3.4 2.4	e poi	ect ean	mA	MIN 25°C MAX	V <sub>OUT</sub> = 0.4 V for V <sub>DD</sub> = 5 V V <sub>OUT</sub> = 0.5 V for V <sub>DD</sub> = 10 V V <sub>OUT</sub> = 1.5 V for V <sub>CC</sub> = 15 V	V <sub>SS</sub> or V <sub>DI</sub> Per the Logic Function of Truth Table
1	Quiescent Power	хс			20 150		lar la	40 300	DE VIII Suerios		80 600	μА	MIN,25° C	All Inputs at V	or V
DD	Supply Current	хм			5 150			10 300			20 600	μА	MIN,25°C MAX	All Inputs at V <sub>DD</sub> or V <sub>SS</sub>	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMITS	3				ATT OF	CONTRACTO TORNIO	
SYMBOL	PARAMETER	V	DD = 5	V	V	OD = 10	V	V	DD = 15	5 V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
tPLH tPHL	Propagation Delay, $\operatorname{CP}_n$ to $\operatorname{Q}_0$ , $\operatorname{Q}_2$ , $\operatorname{Q}_4$ , $\operatorname{Q}_5$ or $\operatorname{Q}_6$		225 225	500 500		90 90	250 250		75 75	200 200	ns	0 (494) 1 (001) AC	
tPLH tPHL	Propagation Delay, CP <sub>n</sub> to Q <sub>1</sub> or Q <sub>3</sub>		365 365	1000 1000		130 130	500 500		100 100	400 400	ns C <sub>L</sub> = 50 pF		
tTLH tTHL	Output Transition Times		70 70	500 500		40 40	250 250		30 30	200 200	ns	R <sub>L</sub> = 200 kΩ Input Transition Times $\leq$ 20 ns	
T <sub>wCP</sub>	Min Clock Pulse Width	250	125		125	65		100	50		ns *		
fMAX	Input Count Frequency (Note 3)	2	4		4	8		5	10		MHz	Maneiaeu sleeu	

#### NOTES

- 1. Additional DC characteristics are listed in this section under "4000B Series CMOS Family Characteristics."
- Propagation Delays and Output Transition Times are graphically described in this section under "4000B Series CMOS Family Characteristics."
- 3. For  $f_{\mbox{MAX}}$  input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.



# 4731B/4731BX QUAD 64-BIT STATIC SHIFT REGISTER

DESCRIPTION — The 4731B/4731BX is a Quad 64-Bit Shift Register each with separate Serial Data Inputs (DA-DD), Clock Inputs (CPA-CPD) and Data Outputs (Q63A-Q63D) from the 64th register

Information present on the Serial Data Inputs is shifted into the first register position and all the data in the register is shifted one position to the right on a HIGH-to-LOW transition of the Clock Inputs (CPA-CPD).

Low impedance outputs are provided for direct interface to TTL. The 4731B is specified to operate over a power supply voltage range of 4.5 V to 12.5 V, the 4731BX is specified to operate over a power supply voltage range of 3 V to 15 V.

- FREQUENCIES UP TO 8 MHz AT VDD = 10 V
- SERIAL-TO-SERIAL DATA TRANSFER
- . SEPARATE CLOCK INPUTS, DATA INPUTS AND FULLY BUFFERED OUTPUTS FOR EACH REGISTER
- . DIRECT INTERFACE TO TTL
- 14-PIN PACKAGE

#### PIN NAMES

DA-DD


Serial Data Inputs


CPA-CPD

Clock Input (H→L Edge-Triggered)

Q63A-Q63D

Buffered Outputs from the 64th Register Position





#### DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)


							LIMIT:	S						
SYMBOL	PARAME	METER		V <sub>DD</sub> - 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	5-14		
	Quiescent				100	41.61	100	200	253	0 1	400		MIN, 25°C	
	Power	XC			750	35.11		1500	3 10		3000	μА	MAX	All inputs at
IDD	Supply	VAA			25			50			100		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	XM		1000	750	1790		1500			3000	μА	MAX	

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

	8 (6 pt = 1 st = 1)	30 18 191				LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITION
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		ample to the same wife,
tPLH	2 2 2	ent no ele	190	450	THE REAL PROPERTY.	95	200	i in a	65	160	TRI I.A.	A SULLAND MARKET HER TO A SULLAND MARKET MAR
tPHL .	Propagation Delay, CP to Q63	off to 100	190	450		95	200	Hetani maze	65	160	ns	
TLH	Output Transition Time		45	135		30	70	1 36	20	45	Portu Ju	C <sub>1</sub> = 50 pF
tTHL	Output Transition Time		30	90		30	50		20	35	ns	
THL WCP.	CP Minimum Pulse Width	300	100		150	50		120	40		ns	R <sub>L</sub> = 200 kΩ
ts	Set-Up Time D to CP	100	-20	1 - 1 - 5	40	-12		40	-7	- Austr		Input Transition
th.	Hold Time D to CP	100	35	120	40	12		40	11	1200	ns	Times ≤ 20 ns
fMAX	Max, Input Clock Frequency (Note 3)	1.5	4		3	8		4	14	O NO	MHz	NA PARACTERANA SALO GRANTALISTAN

1. Additional DC Characteristics are listed in this section unc0\* 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
4. It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at VDD - 15 V.

#### SWITCHING WAVEFORMS



MINIMUM CLOCK PULSE WIDTH AND SET-UP AND HOLD TIMES, D TO CP

#### NOTE:

1. Set up and Hold Times are shown as positive values but may be specified as negative values.

## 4/34D

# BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER WITH RIPPLE BLANKING

**DESCRIPTION:** The 4734B is a BCD-to-7 Segment Latch/Decoder/Driver with Ripple Blanking. It has four Address Inputs ( $A_0$ - $A_3$ ), an active LOW Latch Enable Input ( $\overline{\mathbb{EL}}$ ), an active LOW Blanking Input ( $\overline{\mathbb{IB}}$ ), an active LOW Lamp Test Input ( $\overline{\mathbb{IL}}$ ), a Ripple Blanking Input ( $\mathbb{IR}$ ), a Ripple Blanking Output ( $\mathbb{IR}$ ) and seven active HIGH NPN bipolar Segment Outputs ( $\mathbb{IR}$ ).

When the Lamp Test Input  $(\overline{I_{LT}})$  is LOW, all the Segment Outputs (a-g) are HIGH; independent of all other input conditions. The Lamp Test Input  $(\overline{I_{LT}})$  does not affect the Ripple Blanking Output  $(O_{RB})$ . With the Lamp Test Input  $(\overline{I_{LT}})$  HIGH, a LOW on the Blanking Input  $(\overline{I_{B}})$  forces the Segment Outputs (a-g) LOW; independent of all other input conditions. The Blanking Input  $(\overline{I_{B}})$  does not affect the Ripple Blanking Output  $(O_{RB})$ . The Ripple Blanking Output  $(O_{RB})$  is HIGH when the Ripple Blanking Input  $(I_{RB})$  is HIGH and the latch contains binary zero. With the Lamp Test Input  $(\overline{I_{LT}})$  HIGH, the display is blank when the Ripple Blank Output  $(O_{RB})$  is HIGH.

When the Latch Enable Input  $(\overline{EL})$  is LOW, the state of the latch is determined by the data on the Address Inputs  $(A_0\cdot A_3)$ . When the Latch Enable Input  $(\overline{EL})$  goes HIGH, the last data present at the Address Inputs  $(A_0\cdot A_3)$  is stored in the latch. The Lamp Test  $(\overline{I_{LT}})$ , Blanking  $(\overline{I_B})$  and Ripple Blanking  $(I_{RB})$  inputs do not affect the latch circuit.

- . HIGH CURRENT SOURCING OUTPUTS (UP TO 25 mA)
- . BLANKING INPUT (ACTIVE LOW)
- . LAMP TEST INPUT (ACTIVE LOW)
- LAMP INTENSITY MODULATION CAPABILITY
- MULTIPLEXING CAPABILITY
- . RIPPLE BLANKING INPUT/OUTPUT

PIN NAMES		TLT	Lamp Test Input (Active LOW
A <sub>0</sub> -A <sub>3</sub>	Address (Data) Inputs	IRB	Ripple Blanking Input
EL	Latch Enable Input (Active LOW)	ORB	Ripple Blanking Output
T <sub>B</sub>	Blanking Input (Active LOW)	a-g	Segment Outputs


#### TRUTH TABLE

	INP	UTS			DISPLAY						
А3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	а	b	С	d	е	f	g	
X	-X	×	×	. н	Н	Н	Н	Н	Н	Н	8
X	X	X	X	L	L	L	L	L	L	L	BLANK
L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
L	L	L	Н	L	Н	Н	L	L,	L	L	1
L	L	Н	L	Н	Н	L	Н	Н	L	Н	2
L	Ĺ	Н	Н	Н	Н	Н	Н	L	L	Н	3
L	Н	L	L	L	Н	Н	L	L	Н	Н	4
L	Н	L	Н	Н	L	Н	Н	L	Н	Н	5
L	Н	Н	L	Н	L	Н	Н	Н	Н	Н	6
L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	9
Н	L	Н	L	L	L	L	L	L	L	L	BLANK
Н	L	Н	Н	L	L	L	L	L	L	L	BLANK
Н	Н	L	L	L	L	L	L	L	L	L	BLANK
Н	Н	L	Н	L	L	L	L	L	L	L	BLANK
Н	Н	Н	L	L	L	L	L	L	L	L	BLANK
H	Н	Н	Н	L	L	L	L	L	L	L	BLANK

CONDITIONS: EL = LOW, T<sub>B</sub> = HIGH T<sub>LT</sub> = HIGH, and I<sub>BB</sub> = LOW L = LOW Level H = HIGH Level

X = Don't Care

J <sub>LT</sub>	4 IB a b	5 7 1 EL A <sub>0</sub> A <sub>1</sub> 4734B c d e	1 A2 A	1
co	NNE	/ <sub>DD</sub> = Pin / <sub>SS</sub> = Pin CTION DI	9 AGR	
1Ц	A <sub>1</sub>	~~~	V <sub>DD</sub>	h <sub>18</sub>
2	A <sub>2</sub>		f	<b>—</b> 17
3	ILT		9	16
4	īB		a	15
5	EL		b	14
6	A <sub>3</sub>		С	13
7	A <sub>0</sub>		d	12
8	IRB		е	11
9 🗖	VSS		ORB	10
6	A <sub>3</sub> A <sub>0</sub> I <sub>RB</sub> Vss	AL DESIG	c d e ORB	13 12 11 11



## DC CHARACTERISTICS: V<sub>DD</sub> = 5 V, V<sub>SS</sub> = 0 V (Note 1)

01/44001	DADAMETER		16.634	LIMITS		UNITS	TEMP	TECT	CONDITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEIVIP	IEST	CONDITIONS		
VIH	Input HIGH Voltage	119	3.5			V	All	Guaranteed Inpu	ut HIGH Voltage		
VIL	Input LOW Voltage	214	15-750		. 1.5	V	All	Guaranteed Inpu	ut LOW Voltage		
		or XM	4.1	4.57		V	25°C	I <sub>OH</sub> < 1 μA			
				4.24				IOH = 5 mA			
			3.60	4.22				I <sub>OH</sub> = 10 mA			
		xc		4.16		V	25°C	I <sub>OH</sub> = 15 mA	Innuts at 0 V or V==		
Vон	Output HIGH Voltage		2.80	4.12				I <sub>OH</sub> = 20 mA			
				4.05				I <sub>OH</sub> = 25 mA	per the Truth Table		
			W-1988	4.24				I <sub>OH</sub> = 5 mA			
			3.90	4.22				I <sub>OH</sub> = 10 mA			
		XM	AL ELS I	4.16		V	25° C	I <sub>OH</sub> = 15 mA	Inputs at 0 V or VDD per the Truth Table  Inputs at 0 V or VDD ble  Its at 1.5 or 3.5 V  Inputs at 0 V or VDD per the Truth Table		
			3.40	4.12				I <sub>OH</sub> = 20 mA			
				4.05				I <sub>OH</sub> = 25 mA			
VOL	Output LOW Voltage				0.05 0.05	V	MIN, 25°C MAX	I <sub>OL</sub> < 1 μA Inp per the Truth Ta	uts at 0 V or V <sub>DD</sub>		
					0.5	V	All	I <sub>OL</sub> < 1 μA Inp	uts at 1.5 or 3.5 V		
lor	Output LOW Current		1 0.8 0.4			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 0.4 V	Inputs at 0 V or V <sub>DD</sub> per the Truth Table		
	Quiescent	V0			20		MIN, 25°C				
	Power	XC			150		MAX	All Inputs at 0 \	/ or V <sub>DD</sub>		
IDD	Supply	VAA			5	μА	MIN, 25°C	and All Outputs	Open		
	Current	XM			150		MAX				

Notes on following pages.

#### FAIRCHILD CMOS • 4734B

DC CHARACTERISTICS: VDD = 10 V, VSS = 0 V (Note 1)

0.7440.01	DADAMETER			LIMITS		UNITS	TEMP	TECT	CONDITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEIVIP	IEST	CONDITIONS		
VIH	Input HIGH Voltage		7			V	All	Guaranteed Inpu	it HIGH Voltage		
VIL	Input LOW Voltage				3	٧.	All	Guaranteed Inpu	it LOW Voltage		
	# = K	XC or XM	9.1	9.58		٧	25°C	I <sub>OH</sub> < 1 μA			
			TO E	9.26	Mag			I <sub>OH</sub> = 5 mA			
			8.75	9.21	117			I <sub>OH</sub> = 10 mA			
		xc		9.17		V	25°C	I <sub>OH</sub> = 15 mA			
Vон	Output HIGH Voltage		8.10	9.14				IOH = 20 mA	Inputs at 0 V or VDD		
			1	9.10				I <sub>OH</sub> = 25 mA	per the Truth Table		
				9.26				I <sub>OH</sub> = 5 mA			
			9.00	9.21				I <sub>OH</sub> = 10 mA			
		XM		9.17		V	25°C	I <sub>OH</sub> = 15 mA			
			8.60	9.14				I <sub>OH</sub> = 20 mA			
				9.10				1 <sub>OH</sub> = 25 mA			
ЙОL	Output LOW Voltage				0.05 0.05	V	MIN, 25°C MAX	IOL < 1 µA Inproper the Truth Ta	uts at 0 V or V <sub>DD</sub>		
					1	V	All	IOL < 1 µA Inp	uts at 3 or 7 V		
lor	Output LOW Current		2.6 2 1.2			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 0.5 V	Inputs at 0 V or VDC per the Truth Table		
	Quiescent	_ vo			40	1 1, 191	MIN, 25 C				
	Power	XC	100		300		MAX	All Inputs at 0 V	or VDD		
IDD	Supply	XM	et in	1	10	μА	MIN, 25°C	and all Outputs	Open		
	Current	NIVI	-		300						

Notes on following pages.

DC CHARACTERISTIC	S. Von = 15	V Vcc = 0 V	(Note 1)
DC CHARACTERISTI	Jo. V   )   ) - 10	v, v55 - 0 v	(INOTE I)

01/11001	040445750			LIMITS		LINUTC	TEMP	TECT	CONDITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEMP	1531	CONDITIONS		
VIH	Input HIGH Voltage	a Tain	11	LAST 195	CMIE	V	All	Guaranteed Inpu	ut HIGH Voltage		
VIL	Input LOW Voltage	1 - 30		1111	4	V	All	Guaranteed Inpu	it LOW Voltage		
		or XM	14.10	14.59		V.	25°C	I <sub>OH</sub> < 1 μA	Caretaine of 117		
				14.27				I <sub>OH</sub> = 5 mA			
			13.75	14.23				I <sub>OH</sub> = 10 mA	Phenomers I		
		XC		14.20		V	25°C	IOH = 15 mA			
VOH	Output HIGH Voltage	1	13.10	14.17				I <sub>OH</sub> = 20 mA	Inputs at 0 V or VDD		
				14.13				I <sub>OH</sub> = 25 mA	per the Truth Table		
	CONTRACT OF STREET	100		14.27				IOH = 5 mA			
		105	14	14.23				I <sub>OH</sub> = 10 mA			
		XM		14.20	PER	V	25°C	I <sub>OH</sub> = 15 mA	Tribing appropriate to the state of the stat		
		7	13.60	14.17				I <sub>OH</sub> = 20 mA			
		10.0		14.13				I <sub>OH</sub> = 25 mA	shere tourdy		
VOL	Output LOW Voltage	01			0.05 0.05	V	MIN, 25°C MAX		uts at 0 V or V <sub>DD</sub>		
					2	V	All	I <sub>OL</sub> < 1 μA Inp	uts at 4 or 11 V		
IIN	Input Current	хс			1	μΑ	All	Lead under test All other Inputs	00		
		XM	Europ Wil	137 En	1	CONTRACTOR	de programme and the second	at 0 V or VDD	executive telephone		
IOL	Output LOW Current		7.5 4.5			mA	MIN, 25°C MAX	VOUT = 1.5 V Inputs at 0 V or per the Truth Ta			
	Quiescent	xc			80		MIN, 25°C				
la-	Power	XC			600		MAX	All Inputs at 0 \	or V <sub>DD</sub>		
IDD	Supply	XM			20	μΑ	MIN, 25°C	and all Outputs	Open		
	Current	AIVI			600		MAX				


Notes on following page.

SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	VI	DD = 1	5 V	UNITS	TEST CONDITIONS
	enters (1870) fund mammadile.	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ara i n	Pri Seed.
tPLH .	Sincy (K) Lucai hasanarah	104	212	W.		90			68		Solice V. P	Continue of
tPHL	Propagation Delay, A <sub>n</sub> to a - g		238			88			60		ns	
tPLH	Propagation Delay, ILT to a - g	37 65	82			38		ILE-DI	30			
tPHL	Propagation Delay, ILT to a — g		85			34			24		ns	
tPLH	Propagation Delay, I <sub>B</sub> to a - g		147			60			42		ne	
tPHL .	Propagation Delay, 18 to a - g		164			65		61.61	46		ns	
tPLH	Propagation Delay, $\overline{EL}$ to a $-g$		230			90			63		ns	C <sub>1</sub> = 50 pF,
tPHL .			275			98			66	-	ns	$R_1 = 200 \text{ k}\Omega$
tPLH	Propagation Delay, An to ORR		212			90			68		ns	
t <sub>PHL</sub>	Tropagation Balay, An to ORB		238			88			60		115	Input Transition  Times ≤ 20 ns
tPLH .	Propagation Delay, IRB ro ORB		147			60			42		ns	1 Innes < 20 hs
t <sub>PHL</sub>	Tropagation Belay, 148 to ORB	0.00	164			65			46		115	
tTLH	Output Transition Time		25			18		GIR B. S.	16			
THL	Output Transition Time		75			26			17		ns	
twEL	EL Minimum Pulse Width		34		1001	14			10		ns	
ts	Set-Up Time, An to EL	A CONTRACTOR	20		- Guin	7			4		-	L telescon
th	Hold Time, An to EL	18	19	Man.		6			4		ns	

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### SWITCHING WAVEFORMS

SET-UP AND HOLD TIMES, AN TO EL AND MINIMUM EL PULSE WIDTH




NOTE:

Set-up and Hold Times are shown as positive values but may be specified as negative values.


#### TYPICAL ELECTRICAL CHARACTERISTICS


#### TYPICAL OUTPUT DRIVE CHARACTERISTICS




## TYPICAL APPLICATIONS

#### LIGHT EMITTING DIODE (LED) READOUT






#### INCANDESCENT READOUT




"A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament.


#### FLUORESCENT READOUT



#### GAS DISCHARGE READOUT



#### LIQUID CRYSTAL (LCD) READOUT\*\*



\*\*Direct dc drive of LCD's not recommended for life of LCD readouts.

7

# 4735B/4735BX

# 2048-BIT (256 x 8) READ ONLY MEMORY WITH 3-STATE OUTPUTS

 $\begin{array}{l} \textbf{DESCRIPTION} - \text{The } 4735\text{B}/4735\text{BX} \text{ is a fully decoded } 2048\text{-BIT Read Only Memory with } 3\text{-State Outputs, organized as } 256 \text{ words by } 8 \text{ bits. It has eight Address Inputs } (A_0-A_7), \text{ an active LOW Chip Select Input } (\overline{\text{CS}}) \text{ and eight } 3\text{-State Data Outputs } (Q_0-Q_7). \end{array}$ 

The contents of the memory are mask programmed to the customer's specification. The customer may specify the desired ROM code on punched cards using the Data Card Format or the 4735B/4735BX CMOS ROM Customer Coding Form, both found at the end of this data sheet.

Information is read from the memory location selected by the Address Inputs ( $A_0$ – $A_7$ ) while the Chip Select Input is active ( $\overline{\text{CS}}$  = LOW). When the Chip Select Input is in an inactive state ( $\overline{\text{CS}}$  = HIGH), all Data Outputs ( $Q_0$ – $Q_7$ ) are held in a high impedance OFF state. This allows other 3-state outputs to be wired together in a bus arrangement. The 4735B is specified to operate over a power supply voltage range of 4.5V to 12.5V. The 4735BX is a specially selected device specified to operate over a power voltage range of 3V to 15V.

- . ORGANIZATION 256 WORDS BY 8 BITS
- 3-STATE OUTPUTS
- . FULL ADDRESS DECODING ON CHIP
- LOW POWER DISSIPATION


#### PIN NAMES


CS Chip Select Inputs (Active LOW)
An - An

 $A_0 - A_7$  Address Inputs  $Q_0 - Q_7$  Data Outputs

	MODE SELECTION	
INPUTS	OUTPUTS	MODE
CS	$Q_{n}$	
Н	High Impedance	Inhibit
L	Data Programmed Into Memory	READ

H = High Level L = Low Level





NC = Pins 18, 19, 21, 22 and 23

V<sub>DD</sub> = Pin 24

V<sub>SS</sub> = Pin 12

O = Pin Numbers

#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)


							LIMIT	S							
SYMBOL	PARAMETE	R	V	V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 10 V		V <sub>DD</sub> = 15 V		5 V	UNITS	TEMP	TEST CONDITION		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
	Output OFF	хс									1.6		MIN, 25°C MAX	Output Returned to V <sub>DD</sub> , $\overline{CS} = V_{DD}$ ,	
lozh	Current HIGH	XM									0.4	μА	MIN, 25°C MAX		
lozL	Output OFF	хс									-1.6 -12	^	MIN, 25°C MAX	Output Returned to VS	
OZL	Current LOW	XM									-0.4 -12	μА	MIN, 25°C MAX	cs = V <sub>DD</sub> ,	
laa	Quiescent Power	хс			32.5 250			65 500			130	μA	MIN, 25°C MAX	AH I 0 V V	
Supply Current	XM			8.75 250			17.5 500			35 1000	μА	MIN, 25°C MAX	All Inputs at 0 V or VDD		


## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

						LIMIT	S						
SYMBOL	PARAMETER	V	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
tPLH	Propagation Delay,		300			152			118		0.0	C <sub>L</sub> = 50 pF,	
tPHL	Address to Output		290			142			107		ns	R <sub>L</sub> = 200 kΩ	
tPZH	Enable Time	The state of	55			27			22			(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> ) (R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )	
tPZL	Chip Select to Output		47		P	22			17		ns		
tPHZ	Disable Time,		53			32			26			(RL = 1 k 12 to VSS)	
tPLZ	Chip Select to Output		43			27			24		ns	(RL = 1 kΩ to VDD	
tTLH	Output Transition Time		49			23			15			Input Transition	
tTHL	Output Transition Time		61			21	12.00	188	15		ns	Times ≤ 20 ns	

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### SWITCHING WAVEFORMS





#### 4735B/4735BX DATA CARD FORMAT

The most efficient method of ordering the 4735B/4735BX is to punch the desired truth table on punched cards in the format described below. Fairchild will generate mask and test program data directly from these inputs. This eliminates the chance of error when transcribing inputs from a handwritten truth table.

Data should be provided on a deck of 45 standard 80 column cards containing the following information.

#### CARD NO. 1 - Customer Identification

Column	Conten

1–80 Customer Name, Drawing or Specification control number, date, "4735B/4735BX", "DC", "DM", "PC", "FC",

#### CARD NO. 2 - Fairchild SL Number and LOW Count

#### Column Content

- 1–5 Punch the 5-digit Fairchild SL number. This SL number is supplied by the factory through your Fairchild sales representative.
- 7-10 Punch the 4-digit number which represents the total number of "LOW's" in the data pattern. (For verification of data).


#### CARDS NO. 3 through 45 - Truth Table Deck

Each card will contain instructions for the output levels for six input words.

#### Column Content

- 1-5 Punch the numerals representing the "DECIMAL" address of the first word on that card. The words are entered sequentially (0 through 255).
- Punch the desired combination of "HIGH's" and "LOW's" representing the output levels for outputs  $Q_7$ ,  $Q_6$ ,  $Q_5$ ,  $Q_4$ ,  $Q_3$ ,  $Q_2$ ,  $Q_1$  and  $Q_0$  (in that order), for the first word on the card. "H" signifies a HIGH voltage on the data output line. "L" signifies a LOW voltage on the data output line.
- 21-28 Punch the desired combination of "H"s and "L"s representing the output levels for the second word on the card.
- 32-39 Punch the desired combination of "H"s and "L"s representing the output levels for the third word on the card.
- 43-50 Punch the desired combination of "H"s and "L"s representing the output levels for the fourth word on the card.
- 54-61 Punch the desired combination of "H"s and "L"s representing the output levels for the fifth word on the card.
- 65-72 Punch the desired combination of "H"s and "L"s representing the output levels for the sixth word on the card.

#### Example:



#### CUSTOMER CODING FORM

The customer can also specify the desired ROM code by using the 4735B/4735BX Customer Coding Form (on the following pages) printed in the format below.

WORD				OUT	PUTS				REMARKS
NO.	Q <sub>7</sub>	Ω <sub>6</sub>	Q <sub>5</sub>	04	03	02	01	Ω0	HEWARKS
0	L	L	L	н	Н	L	Н	L	
1	L	L	Н	L	L	L	L	L	Hirage III jeb
2	Н	Н	Н	Н	H	Н	Н	Н	
254	*	*	*	*	*	*	*		
254	L	L	L	L	L	L	L	L	
255	L	L	L	L	L	L	L	L	

#### 4735B/4735BX ADDRESS SCHEME

The 256 decimal addresses are defined by their binary equivalent with  $A_7$  = MSB and  $A_0$  = LSB as shown below.

	BINARY ADDRESS INPUTS											
DECIMAL ADDRESS	A7	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>				
0	L	L	L	L	L	L	L	L				
of these terms still a	L	L	L	L	L	L	L	Н				
2	L	L	L	L	L	L	Н	L				
3	L	L	L	L	L	L	Н	Н				
south to Victorial Inter	+	+	+	+	+	+	+	+				
255	Н	Н	Н	Н	Н	Н	Н	Н				

"H" signifies a HIGH voltage applied to the address inputs. "L" signifies a LOW voltage applied to the address inputs.

#### 4735B/4735BX CUSTOMER CODING FORM

WORD				OUT	PUTS				REMARKS
NO.	07	Q <sub>6</sub>	05	04	03	02	01	α <sub>0</sub>	
0					190			- 1 -	
1									de Mari
2						- 7		3 3 3 3	
3					1218				
4								-3 1	
5						-			
6									
7						1 1 1			
8									
9	-	-							
10									
11	-	-			E				
12	-		-	-					
13						-			
14									
15	-								
16		-							
17	-								
18			-	-					
20	+	-							
21	-								
22	-					1			
23	-					-		7.5	
24									
25									
26									
27					133				
28									
29									
30	-				100				
31				1116					
32				1				-	
33		4							
34				-		1.60			
35									
36					1				
37									
38		100							
39						1 30 7			
40									
41									
42		10	1	THE STATE OF			1-1-	->	
43									
44			-			1			
45			1				1-11		
46			1			11-4			
47									
48									- N
49						-			
50				-	1				

NORD	Man-				PUTS			-	REMARKS
NO.	07	06	05	04	03	02	01	00	
51				A TO					
52				1318					
53					-				
54									
55									
56									
57									
58									
59									
60				-7/1		E			
61				E la					
62									
63									
64									
65									
66									
67									
68									
69									
70									
71									
72									
73									
74									
75									
76									
77									
78									
79									
80									
81									
82		10-30-							
83									
84							no.		
85									
86									
87									
88									
89									
90									
91	-								
92									
93				-1-1	1				Land Tables
94									
95							134-1		
96									
97									
98				- 4					
99			3 1						
100									
101		186		- 1	Hel				

WORD					PUTS				REMARKS
NO.	07	06	Q <sub>5</sub>	04	<b>a</b> 3	02	01	a <sub>0</sub>	T., 6 T. ON
102								n grant	
103	18-5-	N. P.				Toler of			
104		-							
105		- 1-3							
106		-			-	17 17			
107									
108									
109						, che			4-1-4-6
110		-				- 19 -			
111							-34-		
112	1200								
113				I I	N-6-1	144.6			
114									
115									
116									
117						1			
				- 3/					The second
118	-								100
119									
120									
121									300
122									
123									
124							- toler		
125			1						To Vicini
126									
127									
128	-								100
129									
130					1010	3			
131			18,500						
132									1 40
133				- Here					
134									
135		1			- 19	-	PART I		
136									
137			777						
138									
139									
140		- 94			24.1	-			
141	-	419							
142									
143									
144									
145						7.2			1
146									
147									
	-								
148	-								
149	-								
150									1
151									

WORD	70.		THE S		PUTS	1			REMARKS
NO.	07	06	Q <sub>5</sub>	04	03	02	Q <sub>1</sub>	00	
153									1 20
154									
155								1.5	
156		de la constitución de la constit							
157								- Harai	
158									4 10
159									ALCOHOL:
160		100				10.0			3
161									
162									
163									
164									1 91
165									- MI
166									1
167									1 01
168				40 55					1 2 70
169									
170									
171									
									-
172									
173									
174									
175									
176									
177									
178									
179							-		
180						350			
181									
182									
183				29/11					
184									
185									
186									
187									
188									
189									
190									
191				- 3 -					
192									
193									
194									
195									
196									
197									
198									
199									
200							NA		
201					74 18-				100
202				1					
203	1								The same of the sa

WORD	25	130		OUT	PUTS	940	177	SI. N	REMARKS
NO.	07	06	05	04	03	02	01	00	TIEM/TITTO
204	19	U	IB	IAI	8-1	H	1 130	1-43	R.MaciAA
205			1				100		
206							48.6		FIREDER
207									DE AVIAN LOS MINÍS
208		0.190	the con-	6.84	hit and	ool ges	sbbA n	or IIII	supplied of a set
209		1891	- hrst	anag r	(210 E	we bo	1,1891	regel :	Sept Ship Stips
210	1	and a	entitud	dr. re	23.33	o neti	abl ye	HEXEN I	di proj rodijim si i
211	1 19	107.10	total en	NA IN	1200	aryan	VICTORIO	STILLING	say one 1604 min
212			Barr				N alles		S. Frederick Strategics
213		501105	la distrib	Marin .	New III	er n	40 71	J wanas	egrar rolet a ar bis
214		1 .09	1	0.000	Integral	1000	VIII) X	DRIBER	
215	1	1.000		-		5.00			ett maretal fortern
216		1				-			
217									V 8.7 NO 32
218				1					
219									YHE! I SEE
220	1	-	1	-					
221									
222									
223							Mici	RIVERS	ca vanacast vas
224									
225	-								
226									Togel (NO.1 av
227	+								
228	-			1					Suspel (MDJ) evis
229	-			-					
230	-			-	-		-		
231		-	-	-		SULL OF	17583	COLUMN TO SERVICE	
232	-				1	76	7110		21 12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
233	-		-	1000					
234	-			etirini.		Name of	Rent 6	R.	
	0			1000		200	A PORT OF	7	
235	-						-	-	
236	-			-			-		
237			-	-					
238	-								
239 240									
					-		-		
241	133								2 (100)
	-		-	-			-		
243		-		-					
244	375-		100			1	- Pinner	-	
		1		-				100	
246				-	1	1		218.4	
247	-	1	-			-	-		
248						Jan-1		1	
249	-						30-60	1	
250									E GUIGER
251	-	-			-		1.0	SOCA	
252									
253							The same	1	E Compressión como
254	nes							144	
255	- 100						I PR	1000	- M. 27 W 14 1

# 4736B/4736BX

# 1024-BIT RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS

**DESCRIPTION** — The 4736B/4736BX is a 1024-Bit, Random Access Memory, organized 1024 words x 1 bit, with 3-state outputs. It has a Data Input (D), ten Address Inputs (A<sub>0</sub>-A<sub>9</sub>), an active LOW Write Enable Input ( $\overline{\text{WE}}$ ), an active LOW Chip Select Input ( $\overline{\text{CS}}$ ), and one 3-State Data Output (Q).

Information on the Data Input (D) is written into the memory location selected by the Address Inputs  $(A_0 - A_0)$  when the Chip Select Input  $(\overline{CS})$  and the Write Enable Input  $(\overline{WE})$  are LOW. Under these conditions the Data Output (Q) is held in a high impedance OFF state. Information is read from the memory location selected by the Address Inputs  $(A_0 - A_0)$  while  $\overline{CS}$  is LOW and  $\overline{WE}$  is HIGH. When  $\overline{CS}$  is HIGH the Data Output (Q) is held in a high impedance OFF state. This allows other 3-state outputs to be wired together in a bus arrangement. The 4736B/4736B% offers fully static operation. The 4736B is specified to operate over a Power Supply Voltage Range of 5  $\pm$  0.5 V. The 4736BX is specified to operate over a Power Supply Voltage Range of 4.5 V to 12.5 V.

- TYPICAL HOLDING VOLTAGE OF 1.5 V
- 3-STATE OUTPUTS
- ORGANIZATION 1024 WORDS x 1 BIT
- ON-CHIP DECODING
- FULLY STATIC OPERATION
- LOW POWER DISSIPATION
- . HIGH SPEED
- CHIP SELECT INPUT FOR EASY MEMORY EXPANSION

#### PIN NAMES


CS	Chip Select (Active LOW) Input
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
WE	Write Enable (Active LOW) Input
D	Data Input
Q	Data Output

H = HIGH Level

L = LOW Level


#### MODE SELECTION

INF	PUTS	OUTPUT	***
CS	WE	Q	MODE
Н	×	High Impedance	Inhibit
L	L	High Impedance	Write
L	Н	Data Written Into Memory	Read





NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S								
SYMBOL	PARAMETE	R	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 12.5 V			UNITS	TEMP	TEST CONDITIONS		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX					
Iozh		V.0					316	OM	ASE.		1.6		MIN, 25°C			
	Output OFF	XC							133		12		MAX	Output Returned		
	Current HIGH	VAA							1	7763	0.4	μА	MIN, 25°C	to VDD, CS = VDD		
		XM	-1/4		20	1	80.				12		MAX			
Della SA		хс	111	183.19							-1.6		MIN, 25°C			
	Output OFF	F									- 12	SHA	MAX	Output Returned		
IOZL	Current LOW	XM	-								-0.4	μА	MIN, 25 C	to VSS, CS = VDD		
		XIVI.		-	-					Thu h	- 12		MAX	1710		
	Quiescent	хс	11418	1105	32.5		and the second	65		alun et	130	179	MIN, 25 C	CS = VDD		
1	Power	×C			250			500		100	1000		MAX	All inputs at		
IDD	Supply	XM		13.18	8.75	100		17.5			35	μА	MIN, 25 C	0 V or VDD		
	Current	AIVI			250	3384	20 01	500	MET	Pira	1000		MAX			


## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


SYMBOL													
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	O V	V	DD = 1	2.5 V	UNITS	TEST CONDITIONS	
SYMBOL  tplH tpHL tpZH tpZL tpHZ tpLZ tTLH tTHL  tpZH tpZL tpLZ		MIN	TYP MAX		MIN	TYP	MAX	MIN	TYP	MAX			
	READ MODE Propagation Delay, Address to Output		500			320 320	407		260 260	Spel .	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200 kΩ Input Transition	
tPZH	Enable Time, CS to Output		150 150			70 70			50 50		ns	Times < 20 ns (B <sub>L</sub> = 1 kΩ to V <sub>SS</sub> ) (B <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )	
	Disable Time, CS to Output		150 150	MY SI	GHA	70 70	8 101	LIO 81	50 50		ns	(RL = 1 kΩ to VSS (RL = 1 kΩ to VD)	
	Output Transition Time		75 75			35 35			25 · 25		ns		
	WRITE MODE  Enable Time, WE to Output		150 150			70 70			50 50		ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> ) (R <sub>L</sub> = 1 kΩ to V <sub>DD</sub>	
	Disable Time, WE to Output		150 150			70 70			50 50		ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> ) (R <sub>L</sub> = 1 kΩ to V <sub>DD</sub>	
t <sub>w</sub> WE	Minimum WE Pulse Width		180			100			80		ns		
t <sub>s</sub>	Set-Up Time, D <sub>n</sub> to WE Hold Time, D <sub>n</sub> to WE		150 40			120 20			115		ns		
t <sub>s</sub>	Set-Up Time, Address to WE Hold Time, Address to WE		150 40			120 20			115 15		ns		
t <sub>s</sub>	Set-Up Time, CS to WE Hold Time, CS to WE		150 40			120 20			115 15		ns		

NOTES:
1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### AC WAVEFORMS


#### READ MODE







#### CS TO OUTPUT ENABLE AND DISABLE TIMES

#### WRITE MODE





#### WE TO OUTPUT ENABLE AND DISABLE TIMES



# MINIMUM $\overline{\text{WE}}$ PULSE WIDTH AND SET-UP AND HOLD TIMES, $D_n$ TO $\overline{\text{WE}}$ , $A_n$ TO $\overline{\text{WE}}$ , AND $\overline{\text{CS}}$ TO $\overline{\text{WE}}$

Note: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# **4737B**7-STAGE COUNTER


**DESCRIPTION** — The 4737B is a 7-Stage Frequency Counter especially useful for frequency synthesis in musical applications. The device is designed to generate, from a primary chromatic scale, each of the twelve flats, sharps, and naturals comprising each chromatic scale of the seven additional octaves in the musical spectrum. Twelve 4737B devices are required to generate the entire musical spectrum from a primary scale.

The 4737B consists of one 3-Bit Counter, with a Clock Input (CP $_0$ ) and Parallel Output (Q $_0$  –Q $_2$ ) available, one 2-Bit Counter with a Clock Input (CP $_3$ ) and Parallel Outputs (Q $_3$ –Q $_4$ ) available, and two 1-Bit Counters, also with Clock Inputs (CP $_5$  and CP $_6$ ) and Parallel Outputs (Q $_5$  and Q $_6$ ) available. Each counter advances on a LOW-to-HIGH transition at the appropriate Clock Input.

- REPEATS A PRIMARY MUSICAL NOTE OR HALF NOTE IN SEVEN OCTAVES
- . CLOCK INPUT EDGE-TRIGGERED ON THE LOW-TO-HIGH TRANSITION
- BUFFERED OUTPUTS AVAILABLE FROM ALL SEVEN STAGES

#### PIN NAMES

CP<sub>0</sub>, CP<sub>3</sub>, CP<sub>5</sub>, CP<sub>6</sub> Q<sub>0</sub>-Q<sub>6</sub> Clock Inputs (L→H Triggered)
Parallel Outputs



LOGIC SYMBOL

00


01

CPO

CP3

NOTE:

The Platpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package,




DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

	PARAMETER					L	IMITS	5								
SYMBOL			V	DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX					
ГОН	Output HIGH Current		-0.3 -0.25 -0.2			-0.84 -0.7 -0.56	-0.7		-1.8 -1.5 -1.1		AT C	mA	MIN 25° C MAX	$V_{OUT}$ = 4.5 V for $V_{DD}$ = 5 V $V_{OUT}$ = 9.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 13.5 V for $V_{DD}$ = 15 Inputs at $V_{SS}$ or $V_{DD}$ per the Logic Function or Truth Table		
lor	Output LOW Current	20 1- 20 1- 20 1-	0.64 0.51 0.36		site in a minimum signification of the significatio	1.6 1.3 0.9		Selection of the select	4.2 3.4 2.4		school chart downs sugar	mA	MIN 25° C MAX	$V_{OUT}$ = 0.4 V for $V_{DD}$ = 5 V $V_{OUT}$ = 0.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 1.5 V for $V_{DD}$ = 15 V Inputs at $V_{SS}$ or $V_{DD}$ per the Logic Function or Truth Table		
IDD	Quiescent	xc	01		20 150		(C) (C)	40 300	de fo	ersin	80 600	μА	MIN, 25°C MAX	RECORDED E DE CODEMIS ANTONIO		
	Supply	×M			5 150		1 31	10 300	0.00	A 18 1	20 600	μА	MIN, 25°C MAX	All Inputs at V <sub>DD</sub> or V <sub>SS</sub>		

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

	8 nd K gg V					michigan a	10 TO 10 TO 10							
tTLH tTHL	PARAMETER	V	DD =	) = 5 V		V <sub>DD</sub> = 10 V			DD = 1	5 V	UNITS	TEST CONDITION		
	SALO MOUTORIUMOS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
tPLH	Propagation Delay,		225	500		90	250		75	200				
tPHL	CPn to Q3, Q5, or Q6		225	500		90	250		75	200	ns			
tPLH	Propagation Delay,		365	1000	Par	130	500	1	100	400		C <sub>L</sub> = 50 pF		
TPHL	CPn to Q1 or Q4		365	1000		130	500		100	400	ns	R <sub>L</sub> = 200 kΩ		
tTLH	Output Transition Times		70	500	Files	40	250	N. S. A.	30	200		Input Transition		
tTHL THL	Output Transition Times		70	500	1 - 6 - 8	40	250		30	200	ns	Times ≤ 20 ns		
twCP	Minimum Clock Pulse Width	250	125		125	65		100	50		ns			
fMAX	Input Count Frequency (Note 3)	2	4		4	8		5	10	1050	MHz			

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.



## 4741B

## 4 x 4 CROSSPOINT SWITCH

**DESCRIPTION** — The 4741B is a 4 X 4 Crosspoint Switch consisting of a 16-Bit Addressable Latch and 16 independent bi-directional analog switches arranged in a four by four matrix such that any analog switch or any combination of analog switches may be ON or OFF at any one time providing a multitude of analog input/output switching combinations.

The device has four Address Inputs  $(A_0-A_3)$ , a Data Input (D), an Enable Input (E) and eight independent analog Input/Outputs  $(Y_0-Y_3$  and  $Z_0-Z_3)$ . When the Enable Input (E) is HIGH, the selected Output  $(O_0-O_{15})$  of the 16-Bit Addressable Latch (determined by the Address Inputs,  $A_0-A_3$ ) follows the Data Input (D) thus turning the selected analog switch ON or OFF. With the Data Input (D) HIGH, any one of the 16 analog switches may be individually turned ON by first applying the appropriate Address Inputs  $(A_0-A_3)$  and then taking the Enable Input (E) HIGH. With the Data Input (D) LOW, any one of the 16 switches may be individually turned OFF by first applying the appropriate Address Inputs  $(A_0-A_3)$  and then taking the Enable Input (E) HIGH. The Enable Input (E) must be LOW whenever, to prevent erroneous switch selection the Enable Input (E) must be LOW whenever the Address Inputs  $(A_0-A_3)$  are changed.

Although only one switch at a time may be turned ON or OFF, any number or combination of switches may be ON or OFF at any one time.

- LOW ON RESISTANCE—TYPICALLY 85 $\Omega$  at  $V_{DD}$  = 10V
- ON-CHIP ADDRESS DECODER AND CONTROL LATCHES
- . INPUT SIGNAL FREQUENCIES UP TO 10 MHz
- . ANALOG OR DIGITAL CROSSPOINT SWITCH

#### PIN NAMES

E

 $\begin{array}{lll} Y_0 - Y_3 & Analog \ Input/Outputs \\ Z_0 - Z_3 & Analog \ Input/Outputs \\ A_0 - A_3 & Address \ Inputs \\ D & Data \ Input \end{array}$ 

Enable Input


# 

Dual In-Line Package.

#### TRUTH TABLE

		INP	UTS				1,523						CHAN	NELS		100					
E	А3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D	Y0-Z0	Y <sub>0</sub> -Z <sub>1</sub>	Y <sub>0</sub> -Z <sub>2</sub>	Y0-Z3	Y1-Z0	Y1-Z1	Y1-Z2	Y1-Z3	Y2-Z0	Y2-Z1	Y2-Z2	Y2-Z3	Y3-Z0	Y3-Z1	Y3-Z2	Y3-Z3
L	X	X	X	X	X	NC -															-
Н	L	L	L	L	L	OFF	NC -					-									->
Н	L	L	L	L	Н	ON	NC -														-
Н	L	L	L	Н	L	NC	OFF	NC -													-
Н	L	L	L	Н	Н	NC	ON	NC -													-
Н	L	L	Н	L	L	NC -	-	OFF	NC -												-
Н	L	L	Н	L	Н	NC -		ON	NC -												-
Н	L	L	Н	Н	L	NC -		-	OFF	NC -											-
Н	L	L	Н	Н	Н	NC -		->	ON	NC -											-
•		•		•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
				•		•	•	•	•			•	•	•	•	•	•	•	•	•	
						•	•	•		•			•	•	•	•	•	•	•	•	
•						•	•	•					•	•				•		•	
Н	Н	Н	Н	Н	L	NC -														-	OFF
Н	Н	Н	Н	Н	Н	NC -									-					-	ON

L = LOW Level X = Don't Care H = HIGH Level NC = No Change




# 40014B/74C14/54C14

### HEX SCHMITT TRIGGER

DESCRIPTION - The 40014B is a general purpose Hex Schmitt Trigger offering positive and negative threshold voltages, V $_{T+}$  and V $_{T-}$ , which show very low variation with temperature (typically 0.0005V/ $^{\circ}$ C at V $_{DD}$  = 10V) and guaranteed hysteresis, V $_{T+}$  to V $_{T-}$   $\geqslant$  0.2 V $_{DD}$ . Outputs are fully buffered for highest noise immunity. The 40014B is a direct replacement for the 74C14/54C14.

#### LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



The flatpak version has the same pinouts (Connection Diagram) as the dual in-line package.

#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

			No.				LIMIT	S				THEY.			
SYMBOL	PARA	METER	V	DD = !	5 V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
V <sub>T</sub> +	Positive-Go		3	3.6	4.3	6	6.8	8.6	9	10	12.9	V	All	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>	
VT-	Negative-Go Threshold \		0.7	1.4	2	1.4	3.2	4	2.1	5	6	V	All	V <sub>IN</sub> = V <sub>DD</sub> to V <sub>SS</sub>	
V <sub>T+</sub> to V <sub>T-</sub>	Hysteresis		1	2.2	3.6	2	3.6	7.2	3	5	10.8	V	All	Guaranteed Hysteresis = V <sub>T+</sub> Minus V <sub>T-</sub>	
	Quiescent	xc		18	1	Ma		2			4		MIN, 25°C		
la-	Power	1			7.5			15	The Wall		30	μА	MAX	All I == = 0 V == V = =	
IDD	Supply	XM	MA		0.25			0.5			1		MIN, 25°C	All Inputs at 0 V or VDD	
	Current	AIVI			7.5	1	100	15			30	μΑ	MAX	The state of the s	


#### AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C.

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
	man man	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	and a	(See Note 2)
<sup>†</sup> PLH <sup>†</sup> PHL	Propagation Delay		90 90	200 200		42	100 100		35 35	80 80	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200 kΩ
tTLH tTHL	Output Transition Time		70 70	135 135		30 30	75 75		22	45 45	ns	Input Transition Times ≤ 20 ns

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### FAIRCHILD CMOS • 40014B/74C14/54C14


#### TYPICAL PERFORMANCE CHARACTERISTICS




V<sub>IN</sub> - INPUT VOLTAGE - V

TYPICAL


TRANSFER CHARACTERISTICS



GUARANTEED TRIP POINT RANGE




### TYPICAL APPLICATION



$$\begin{split} t_1 &= \text{RCLn} \; (\frac{V_{T+}}{V_{T-}}) \\ t_2 &= \text{RCLn} \; (\frac{V_{DD} - V_{T-}}{V_{DD} - V_{T+}}) \\ f &\approx \frac{1}{\text{RCLn} \; [\frac{V_{T+} (V_{DD} - V_{T-})}{V_{T-} (V_{DD} - V_{T+})}]} \end{split}$$

NOTE: The equations assume that  $t_1 + t_2 \gg t_{PLH} + t_{PHL}$ .



# 40085B/74C85/54C85 4-BIT MAGNITUDE COMPARATOR


**DESCRIPTION** – The 40085B is a 4-Bit Magnitude Comparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A<sub>O</sub>-A<sub>3</sub>,B<sub>O</sub>-B<sub>3</sub>); A<sub>3</sub>,B<sub>3</sub> being the most significant inputs. Operation is not restricted to binary codes, the device will work with any monotonic code. Three Outputs are provided: "A greater than B" (O<sub>A>B</sub>), "A less than B" (O<sub>A<B</sub>), "A equal to B" (O<sub>A>B</sub>). Three Expander Inputs, I<sub>A>B</sub>, I<sub>A<B</sub>, I<sub>A=B</sub>, allow cascading without external gates. For proper compare operation the Expander Inputs to the least significant position must be connected as follows: I<sub>A</sub><B = I<sub>A</sub>>B = L, I<sub>A=B</sub> = H. For serial (ripple) expansion, the O<sub>A>B</sub>, O<sub>A<B</sub> and O<sub>A=B</sub> Outputs are connected respectively to the I<sub>A</sub>>B, I<sub>A</sub><B, and I<sub>A=B</sub> inputs of the next most significant comparator, as shown in Figure 1. Refer to Applications section of data sheet for high speed method of comparing large words.


The Truth Table on the following page describes the operation of the 40085B under all possible logic conditions. The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a series expansion scheme. The lower five lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.

The 40085B is a direct replacement for the 74C85/54C85.

- . EASILY EXPANDABLE
- . BINARY OR BCD COMPARISON
- . OA>B, OA<B, AND OA=B OUTPUTS AVAILABLE

#### PIN NAMES





NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### FAIRCHILD CMOS • 40085B/74C85/54C85

#### TRUTH TABLE

co	OMPARIN	NG INPU	TS	C	ASCADIN	IG	,	OUTPUTS	S
A3,B3	A2,B2	A <sub>1</sub> ,B <sub>1</sub>	A <sub>0</sub> ,B <sub>0</sub>	I <sub>A&gt;B</sub>	I <sub>A</sub> <b< th=""><th>I<sub>A=B</sub></th><th>O<sub>A&gt;B</sub></th><th>o<sub>A<b< sub=""></b<></sub></th><th>O<sub>A=B</sub></th></b<>	I <sub>A=B</sub>	O <sub>A&gt;B</sub>	o <sub>A<b< sub=""></b<></sub>	O <sub>A=B</sub>
A3 B3	X	×	X	×	X	X	Н	L	L
A3 B3	×	×	×	X	×	×	L	Н	L
A3=B3	A2>B2	×	×	X	×	X	н	L	L
A3=B3	A2 B2	×	×	X	X	×	L	Н	L
A3=B3	A2=B2	A <sub>1</sub> >B <sub>1</sub>	×	×	×	X	н	L	L
A3=B3	A2=B2	A1 < B1	×	X	×	X	L	н	L
A3=B3	A2=B2	A1=B1	A <sub>0</sub> >B <sub>0</sub>	×	×	X	Н	L	L
A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>×</td><td>×</td><td>X</td><td>L</td><td>Н</td><td>L</td></b0<>	×	×	X	L	Н	L
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	Н	L	L	Н	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	н	L	L	Н	L
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	L	L	Н	L	L	Н
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	L	н	Н	L	Н	н
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	Н	L	Н	н	L	н
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	Н	Н	Н	Н	Н	Н
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	Н	Н	L	н	Н	L
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	L	L	L	L	L	L

H = HIGH Level L = LOW Level X = Don't Care

#### DC CHARACTERISTICS: VDD as shown, Vss = 0 V (See Note 1)

							LIMIT	S			Teacher		manu A	
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent Power	xc			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150	0		10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: Vpp as shown, Vcc = 0 V, Ta = 25°C (See Note 2)


		1				LIMIT	S					
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH .	Propagation Delay,		180	335		70	140		50	112		
tPHL	An or Bn to any Output	The last	180	335		70	140		50	112	ns	C <sub>L</sub> = 50 pF,
tPLH	Propagation Delay,		135	275		55	120	I F	40	96		R <sub>L</sub> = 200 kΩ
tPHL	Any I to any Output		135	275	4613	55	120		40	96	ns	Input Transition
tTLH	Output Transition Time	PER DER	60	135		30	70	I LIE	20	45		Times ≤ 20 ns
tTHL	Output Transition Time		60	135		30	70		20	45	ns	


NOTES:


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### -


#### TYPICAL ELECTRICAL CHARACTERISTICS











#### APPLICATIONS





Fig. 1. COMPARING TWO n-BIT WORDS

Figure 2 shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in Figure 1, six levels of device delay result when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table I.

TABLE I

WORD LENGTH	NUMBER OF PKGS.
1-4 Bits	1 1
5-24 Bits	2-6
25-120 Bits	8 - 31

NOTE: The F40085 can be used as a 5-bit comparator only when the outputs are used to drive the A<sub>0</sub>-A<sub>3</sub> and B<sub>0</sub>-B<sub>3</sub> inputs of another 40085B as shown in Figure 2 in positions #1, 2, 3, and 4.



### 40097B • 40098B 3-STATE HEX NON-INVERTING AND INVERTING BUFFERS

DESCRIPTION - These two CMOS buffers provide high current output capability suitable for driving high capacitance loads. The 40097B is a Non-Inverting CMOS Buffer with 3-state outputs and the 40098B is an Inverting CMOS Buffer with 3-state outputs. The 3-state outputs of each device are controlled by two Enable Inputs (EO<sub>4</sub>, EO<sub>2</sub>). A HIGH on Enable Input EO<sub>4</sub> causes the Outputs of four of the six buffer elements to assume a high impedance or OFF state, regardless of other input conditions and a HIGH on Enable Input  $\overline{\text{EO}}_2$  causes the Outputs of the remaining two buffer elements to assume a high impedance or OFF state, regardless of other input conditions.

- . 3-STATE OUTPUTS
- . TTL COMPATIBLE -- FAN OUT OF ONE TTL LOAD
- . ACTIVE LOW ENABLE INPUTS

#### PIN NAMES

1A-6A  $\overline{EO}_4$ ,  $\overline{EO}_2$  Buffer Inputs


Enable Inputs (Active LOW)

1X-6X

Buffer Outputs (Active HIGH for the 40097B and Active LOW for the 40098B)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



### FAIRCHILD CMOS · 40097B · 40098B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	rs				130		
SYMBOL	PARAMETE	R	VI	DD = !	5 V	VC	D = 1	0 V	VD	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
	RHFF		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	181.b	LENA I	COL STATE
ГОН	Output HIGH Current		-1.0			-2.0			-3.2			mA	MIN, 25°C MAX	$V_{OUT}$ = 4.5 V for $V_{DD}$ = 5 V $V_{OUT}$ = 9.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 14.5 V for $V_{DD}$ = 15 Inputs at $V_{SS}$ or $V_{DD}$ Per Logic Function
lor	Output LOW Current		2.5			6.25			11.25			mA.	MIN, 25°C MAX	$V_{OUT}$ = 0.4 V for $V_{DD}$ = 5 V $V_{OUT}$ = 0.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 0.5 V for $V_{DD}$ = 15 V Inputs at $V_{SS}$ or $V_{DD}$ Per Logic Function
(0.64)	Output OFF	хс			phillips of	- STREET	in u	vr Ha		evijo t	1.6		MIN, 25°C MAX	Output Returned to VDD,
Гохн	Current HIGH	хм			100 TO	Mag Hill Hin O s	100 AS		a still E pan	er she	0.4	μА	MIN, 25°C	
	Output OFF	хс			P COLUMN	onysus su visit	ord to	o tree	Mark Intel 1		-1.6 -12	μА	MIN, 25°C MAX	Output Returned to VSS,
IOZL	Current LOW	хм									-0.4 -12		MIN, 25°C MAX	$\overline{EO}_n = V_{DD}$
	Quiescent Power	хс			30			8 60			16 120	904 41	MIN, 25°C MAX	BESTANDS OF THE STANDS OF THE
IDD	Supply Current	хм			30			2 60			120	μΑ	MIN, 25°C MAX	All Inputs at 0 V or VDD

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C, 40097B only (See Note 2)

	ned nothing during it and					LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	OD = 1	5 V	UNITS	TEST CONDITIONS
	Table their dold-ni laving	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay,		65	100		25	40		20	32		CL = 50 pF,
tPHL	Data to Output		80	100		28	40		20	32	ns	R <sub>L</sub> = 200 kΩ
tPZH	0 - 5 11 7		70	110		35	55		29	44		$(R_L = 1 k\Omega \text{ to VSS})$
tPZL	Output Enable Time		95	150		40	65		30	52	ns	(RL = 1 kΩ to VDD)
tPHZ	Output Disable Time		40	65		31	55		29	44		$(R_L = 1 k\Omega \text{ to VSS})$
tPLZ	Output Disable Time		60	95		35	55		30	44	ns	(RL = 1 kΩ to VDD)
tTLH	Output Transition Time		40	65	0.190	25	40		15	30		Input Transition
tTHL	Output Transition Time	-85	30	60	E COLO	15	30		15	30	ns	Times ≤ 20 ns

Notes on following page.


#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_{A} = 25^{\circ}$ C, 40098B only (See Note 2)


	See Mark						65600					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
UNIVERT	GASAD GADU SURREV	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	648 4 1 9 5		65	120		30	55		30	44		CL = 50 pF,
tPHL .	Propagation Delay, Data to Output		85	155		35	65		30	52	ns*	R <sub>L</sub> = 200 kΩ
tPZH	Output Fachla Time	-13	70	110		35	55	124	29	44		$(R_L = 1 k\Omega \text{ to VSS})$
tPZL	Output Enable Time		95	170		40	60		30	48	ns	(RL = 1 kΩ to VDD)
tPHZ	Outside Disable Time		40	70		31	55		29	44		$(R_L = 1 k\Omega \text{ to VSS})$
tPLZ	Outside Disable Time		60	105		35	55		30	44	ns	(RL = 1 kΩ to VDD)
tTLH	Output Transition Time		40	65		25	40	Y	15	30	F.,	Input Transition
tTHL	Output Transition Time		30	60		15	30		15	30	ns	Times ≤ 20 ns


#### NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### TYPICAL ELECTRICAL CHARACTERISTICS











#### TYPICAL ELECTRICAL CHARACTERISTICS (Cont'd)
















#### SWITCHING WAVEFORMS



OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



OUTPUT ENABLE TIME (tPZL) AND OUTPUT DISABLE TIME (tPLZ)

# 40160B/74C160/54C160 • 40161B/74C161/54C161 40162B/74C162/54C162 • 40163B/74C163/54C163

### 4-BIT SYNCHRONOUS COUNTERS

**DESCRIPTION** — The 40160B and the 40162B are fully synchronous edge-triggered 4-Bit Decade Counters. The 40161B and the 40163B are fully synchronous edge-triggered 4-Bit Binary Counters. Each device has a Clock Input (CP); four synchronous Parallel Data Inputs (P- $^2$ ); three synchronous Mode Control Inputs, Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable trickle (CET); Buffered Outputs from all four bit positions ( $^2$ 0-03); and a Terminal Count Output (TC). The 40162B and 40163B have an additional synchronous Mode Control Input, Synchronous Reset (SR). Alternately, the 40160B and 40161B have an overriding asynchronous Master Reset (MR).

Operation is fully synchronous except for Master Reset on the 40160B and 40161B and occurs on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is LOW, the next LOW-to-HIGH transition of the Clock Input (CP) loads data into the counter from Parallel Inputs (Pp-P3). When the Parallel Enable Input (PE) is HIGH, the next LOW-to-HIGH transition of the Clock Input (CP) advances the counter to its next state only if both Count Enable Inputs (CEP and CET) are HIGH when the state of the counter is nine  $(Q_0=Q_3=HIGH,\,Q_1=Q_2=LOW)$  for the 40160B and 40162B/fifteen  $(Q_0=Q_1=Q_2=Q_3=HIGH)$  for the 40161B and 40163B and the Count Enable Trickle Input (CET) is HIGH. For the 40162B and 40163B a LOW on the Synchronous Reset Input (SR) sets all Outputs  $(Q_0-Q_3$  and TC) LOW on the next LOW-to-HIGH transition of the Clock Input (CP) independent of the state of all other synchronous Mode Control Inputs (CEP, CET, PE). For the 40160B and 40161B, a LOW on the overriding asynchronous Master Reset (MR) sets all outputs  $(Q_0-Q_3$  and TC) LOW, independent of the state of all other inputs.

These devices perform multistage synchronous counting without additional components by using a carry look-ahead counting technique.

The 40160B, 40161B, 40162B, and 40163B are edge-triggered; therefore, the synchronous Mode Control Input (CEP, CET,  $\overline{PE}$  for the 40160B/40161B and CEP, CET,  $\overline{PE}$ ,  $\overline{SR}$  for the 40162B/40163B) must be stable only during the set-up time before the LOW-to-HIGH transition of the Clock Input (CP)

The 40160B, 40161B, 40162B and 40163B are direct replacements for the 74C160/54C160, 74C161/54C161, 74C162/54C162, and 74C163/54C163 respectively.


- 12 MHz TYPICAL COUNT FREQUENCY AT VDD = 10 V
- . DECODED TERMINAL COUNT
- FULLY SYNCHRONOUS COUNTING AND PARALLEL ENTRY
- SYNCHRONOUS (40162B/40163B) OR ASYNCHRONOUS (40160B/40161B) RESET
- . BUILT-IN CARRY CIRCUITRY
- . FULLY EDGE-TRIGGERED

#### PIN NAMES

PE	Parallel Enable Input (Active LOW)
P <sub>0</sub> -P <sub>3</sub>	Parallel Inputs
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Input (L → H Edge-Triggered)
MR	Master Reset Input (Active LOW) for the 40160B/40161B Only
SR	Synchronous Reset Input (Active LOW) for the 40162B/40163B Only
00-03	Parallel Outputs
TC	Terminal Count Output

#### SELECTOR GUIDE

RESET	MODU	JLUS
NESET	DECADE	BINARY
Asynchronous	40160B	40161B
Synchronous	40162B	40163B



#### 40160B/40161B CONNECTION DIAGRAM DIP (TOP VIEW)



### 40162B/40163B CONNECTION DIAGRAM



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# FAIRCHILD CMOS • 40160B/74C160/54C160 • 40161B/74C161/54C161 • 40162B/74C162/54C162 • 40163B/74C163/54C163

#### SYNCHRONOUS MODE SELECTION 40160B/40161B

PE	CEP	CET	MODE
L	×	×	Preset
Н	L	X	No Change
Н	X	L	No Change
Н	Н	Н	Count

MR = HIGH

#### SYNCHRONOUS MODE SELECTION 40162B/40163B

SR	PE	CEP	CET	MODE
Н	L	×	×	Preset
Н	Н	L	X	No Change
Н	Н	X	L	No Change
Н	Н	Н	Н	Count
L	X	X	X	Reset


#### TERMINAL COUNT GENERATION

CET	40160B/40162B $(Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot Q_3)$	40161B/40163B (Q <sub>0</sub> · Q <sub>1</sub> · Q <sub>2</sub> · Q <sub>3</sub> )	тс
L	and the second and the second and	na disease p.L. is reported in	L
L	Tel attend Highly Enterth	tree accepted to the co. escent	L
Н	The first transfer	THE RESIDENCE OF THE PERSON AND THE	L
Н	Н	Н	Н

 $\begin{array}{l} \texttt{TC} = \texttt{CET} \boldsymbol{\cdot} \boldsymbol{\Omega}_0 \boldsymbol{\cdot} \overset{\frown}{\boldsymbol{\Omega}}_1 \boldsymbol{\cdot} \overset{\frown}{\boldsymbol{\Omega}}_2 \boldsymbol{\cdot} \boldsymbol{\Omega}_3 \; (401608/401628) \\ \texttt{TC} = \texttt{CET} \boldsymbol{\cdot} \boldsymbol{\Omega}_0 \boldsymbol{\cdot} \boldsymbol{\Omega}_1 \boldsymbol{\cdot} \boldsymbol{\Omega}_2 \boldsymbol{\cdot} \boldsymbol{\Omega}_3 \; (401618/401638) \end{array}$ 

H = HIGH Level L = LOW Level X = Don't Care


#### STATE DIAGRAM 40160B • 40162B



NOTE:


The 40160B or 40162B can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14 or 15, they will return to their normal sequence within two clock pulses.

The 40161B and 40163B binary synchronous counters are similar. However, the 40161B has an asynchronous master reset circuit as shown on the 40160B/40162B Logic Diagram.



#### 40160B/40162B LOGIC DIAGRAM

The 40160B and 40162B BCD synchronous counters are similar. However, the 40162B has a synchronous reset circuit as shown on the 40161B/40163B Logic Diagram.



7

#### FAIRCHILD CMOS • 40160B/74C160/54C160 • 40161B/74C161/54C161 • 40162B/74C162/54C162 • 40163B/74C163/54C163

#### DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMITS	S					markery ogg	
SYMBOL	PARAMET	TER	V	DD = 5	V	V	DD = 10	V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
	5 0 6		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent		8 1		20			40			80		MIN, 25°C	
	Power	хс	Y		150			300			600	μА	MAX	All inputs at
IDD	Supply	VM			5		3	10			20		MIN, 25°C	0 V or VDD
	Current	XM			150		Take I	300	9		600	μΑ	MAX	

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)

						LIMIT	S		1			
SYMBOL	PARAMETER	V	DD = 5	٧	V	DD = 1	0 V	V	DD = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH tPHL	Propagation Delay, CP to Q		120 120	220 220		55 55	105 105		40 38	84 84	ns	C <sub>L</sub> = 50 pF,
tPLH tPHL	Propagation Delay, CP to TC		155 155	285 285		70	130 130		45 40	104 104	ns	$R_L = 200 \text{ k}\Omega$ Input Transition
tPLH tPHL	Propagation Delay, CET to TC	H	95 95	165 165		40 55	80 95		27 36	64 76	ns	Times ≤ 20 ns
tPHL	Propagation Delay, MR to Q		150	285		65	125		44	100	ns	(40160B/40161B)
tPHL	Propagation Delay, MR to TC		175	335		75	145	TO S	52	116	ns	(40160B/40161B)
tTLH tTHL	Output Transition Time		60 70	135 135		35 30	70 70		25 23	45 45	ns	
trec	MR Recovery Time	50	15	- 1	30	10	3	24	7		ns	(40160B/40161B)
twMR(L)	MR Minimum Pulse Width	110	60		55	27		44	17		ns	(40160B/40161B)
twCP	CP Minimum Pulse Width	90	50		40	20		32	15		ns	
t <sub>s</sub>	Set-Up Time, Data to CP Hold Time, Data to CP	70 0	35 -30		35	18 -15		28	13 -10		ns	
t <sub>s</sub>	Set-Up Time, PE to CP Hold Time, PE to CP	110 -10	60 -57	Pands I	60 -5	30 -28	10E (016	48	20 -18	hitoidye	ns	TUA bes 9081B% estates
t <sub>s</sub>	Set-Up Time, CEP, CET to CP Hold Time, CEP, CET to CP	200 -20	115 -110		95 -10	50 -48		76 -8	35 -32		ns	
t <sub>s</sub>	Set-Up Time, SR to CP Hold Time, SR to CP	40	15 -5		18	15 -2		14	4 0		ns	(40162B/40163B) (40162B/40163B)
fMAX	Input Count Frequency (Note 3)	3	6		7	12		8	14		MHz	

NOTES:

1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.


4. It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at V<sub>DD</sub> = 15 V.


### 7

#### TYPICAL ELECTRICAL CHARACTERISTICS











#### SWITCHING DIAGRAMS


CLOCK (CP) TO OUTPUT (Q)
PROPAGATION DELAYS AND MINIMUM
CLOCK PULSE WIDTH

CLOCK (CP) TO TERMINAL COUNT (TC) PROPAGATION DELAYS

COUNT ENABLE TRICKLE INPUT (CET)
TO TERMINAL COUNT OUTPUT (TC)
PROPAGATION DELAYS








CONDITIONS:  $\overline{PE}=\overline{MR}=CEP=CET=H$  for 40160B/40161B and  $\overline{PE}=\overline{SR}=CEP=CET=H$  for 40162B/40163B.

CONDITIONS: See the Terminal Count Generation Table  $\overrightarrow{PE}=$  CEP = CET =  $\overrightarrow{MR}=$  H for 40160B/40161B and  $\overrightarrow{PE}=$  CEP = CET =  $\overrightarrow{SR}=$  H for 40162B/40163B.

CONDITIONS: See the Terminal Count Generation Table. CP =  $\overline{PE}$  =  $\overline{CEP}$  =  $\overline{MR}$  = H for 40160B/40161B and  $\overline{CP}$  =  $\overline{PE}$  =  $\overline{CEP}$  =  $\overline{SR}$  = H for 40162B/40163B.


#### SWITCHING DIAGRAMS (Continued)

40162B/40163B SET-UP TIMES ( $t_{\rm s}$ ) AND HOLD TIMES ( $t_{\rm h}$ ) FOR SYNCHRONOUS RESET ( $\overline{\rm SR}$ ).




CONDITIONS: PE = L, PO-P3 = H.

SET-UP TIMES  $(t_s)$  AND HOLD TIMES  $(t_h)$  FOR PARALLEL DATA INPUTS  $(P_0 - P_3)$ .



CONDITIONS:  $\overline{PE} = L$ ,  $\overline{MR} = H$  for 40160B/40161B and  $\overline{PE} = L$ ,  $\overline{SR} = H$  for 40162B/40163B.


SET-UP TIMES  $(t_s)$  AND HOLD TIMES  $(t_h)$  FOR PARALLEL ENABLE INPUT PE.



CONDITIONS:  $\overline{MR}$  = H for 40160B/40161B and  $\overline{SR}$  = H for 40162B/40163B.


40160B/40161B

MASTER RESET (MR) TO OUTPUT (Q)
DELAY, MASTER RESET PULSE WIDTH,
MASTER RESET RECOVERY TIME, AND
MASTER RESET TO TERMINAL COUNT
(TC) DELAY.



CONDITIONS:  $\overline{PE} = L$  and  $P_0 = P_1 = P_2 = P_3 = H$ .

SET-UP TIMES  $(t_{\rm S})$  AND HOLD TIMES  $(t_{\rm h})$  FOR COUNT ENABLE INPUTS (CEP AND CET).



CONDITIONS:  $\overline{PE} = \overline{MR} = H$  for 40160B/40161B and  $\overline{PE} = \overline{SR} = H$  for 40162B/40163B

NOTE

1. Set-up Times  $(t_s)$  and Hold Times  $(t_h)$  are shown as positive values, but may be specified as negative values.

## 40174B/74C174/54C174 HEX D FLIP-FLOP

DESCRIPTION - The 40174B is a Hex Edge-Triggered D Flip-Flop with six Data Inputs (D<sub>0</sub>-D<sub>5</sub>), a Clock Input (CP) an overriding asynchronous Master Reset (MR), and six Buffered Outputs (Qn-Q5).

Information on the Data Inputs (D $_0$ -D $_5$ ) is transferred to the Buffered Outputs (Q $_0$ -Q $_5$ ) on the LOW-to-HIGH transition of the Clock Input (CP) if the Master Reset Input (MR) is HIGH. When LOW, the Master Reset Input  $(\overline{MR})$  resets all flip-flops (Q<sub>0</sub>-Q<sub>5</sub> = LOW) independent of the Clock (CP) and Data Inputs (D<sub>0</sub>-D<sub>5</sub>). The 40174B is a direct replacement for the 74C174/54C174.


- TYPICAL CLOCK FREQUENCY OF 16 MHz AT VDD = 10 V
- . COMMON CLOCK TRIGGERED ON LOW-TO-HIGH TRANSITION
- . COMMON ACTIVE LOW MASTER RESET
- FULLY EDGE-TRIGGERED CLOCK INPUT

#### PIN NAMES

D<sub>0</sub>-D<sub>5</sub>

CP MR 00-05 Master Reset Input (Active LOW) Buffered Outputs from the Flip-Flops

Data Inputs Clock Input (L→H Edge-Triggered)




#### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



#### FAIRCHILD CMOS • 40174B/74C174/54C174

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

			8				LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
IDD	Supply Current	XM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: Vpp as shown, Vec = 0 V, TA = 25°C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	DD = 1	0 V	V	OD = 1	5V	UNITS	TEST CONDITIONS
	GROWER STREET	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	re gnibi	min Mil sent i
tPLH tPHL	Propagation Delay, CP to Q <sub>n</sub>		70 70	115 115	Bonif Blicath	35 35	60 60	14 (A	25 25	48 48	ns	
tPHL	Propagation Delay, MR to Qn		80	125	TION	40	65	Colue	25	52	ns	
tTLH tTHL	Output Transition Time		65 65	135 135		35 35	70 70		15 15	45 45	ns	$C_L = 50 \text{ pF},$ $R_1 = 200 \text{ k}\Omega$
twCP(L)	Minimum Clock Pulse Width	45	25		20	10		16	8	D.V.	ns	
twMR(L)	Minimum MR Pulse Width	55	35		35	20		28	15		ns	Input Transition Times ≤ 20 ns
trec	MR Recovery Time	25	6	AIR	13	5		11	2		ns	Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, D <sub>n</sub> to CP Hold Time, D <sub>n</sub> to CP	5 20	1 10		5	1 2		4 8	0	40 A	ns	er kors o erek ka
fMAX	Max. Clock Frequency (Note 3)	5	9		8	16	The same	9	19	2702.30	MHz	T NOTE TO SHOW OF


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
 For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
 It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at V<sub>DD</sub> = 15 V.


#### 1000


#### TYPICAL ELECTRICAL CHARACTERISTICS











MINIMUM PULSE WIDTHS FOR CP AND MR, MR
RECOVERY TIME, AND SET-UP AND HOLD TIMES, D<sub>n</sub> TO CP
NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values

# **40175B/74C175/54C175**QUAD D FLIP-FLOP

Information on the Data Inputs (D<sub>0</sub>-D<sub>3</sub>) is transferred to Outputs (Q<sub>0</sub>-Q<sub>3</sub>) on the LOW-to-HIGH Transition of the Clock Input (CP) if the Master Reset Input ( $\overline{\text{MR}}$ ) is HIGH. When LOW, the Master Reset Input ( $\overline{\text{MR}}$ ) resets all flip-flops (Q<sub>0</sub>-Q<sub>3</sub> = LOW,  $\overline{\text{Q}}_0$ - $\overline{\text{Q}}_3$  = HIGH), independent of the Clock (CP) and Data (D<sub>0</sub>-D<sub>3</sub>) Inputs.

- TYPICAL CLOCK FREQUENCY OF 16 MHz AT VDD = 10 V
- COMMON CLOCK TRIGGERED ON LOW-TO-HIGH TRANSITION
- . COMMON ACTIVE LOW MASTER RESET
- . TRUE AND COMPLEMENTARY OUTPUTS AVAILABLE
- . FULLY EDGE-TRIGGERED CLOCK INPUT

#### PIN NAMES

D<sub>0</sub>-D<sub>3</sub>

Data Inputs

Clock Input (L→H Edge-Triggered)


MR

Master Reset Input (Active LOW) Buffered Outputs from the Flip-Flops


 $\bar{Q}^{0}$ - $\bar{Q}^{3}$ 

Complimentary Buffered Outputs from the Flip-Flops

LOGIC SYMBOL



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



#### DC CHARACTERISTICS: Von as shown Voc 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAMET	TER	V	DD 5	V	V	DD = 1	VC	V	OD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	XC			20		vigo	40	151300	99	80	μА	MIN, 25°C	
	Power	7.0			150			300			600	m/1	MAX	All inputs at
IDD	Supply Current	×M			5 150			10 300		8	20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: Vpp as shown, Vec = 0 V, Ta = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay, CP to $Q_n$ or $\overline{Q}_n$		70	190		35	75		25	60	ns	
<sup>t</sup> PHL			70	190		35	75	18 8	25	60		
tPLH	Propagation Delay,		80	200		40	70		25	56	-	
tPHL .	$\overline{MR}$ to $\overline{Q}_n$ or $\overline{\overline{Q}}_n$		80	200		40	70		25	56	ns	
tTLH	Output Transition Time		65	135	ID JUST	35	75		15	45		CL = 50 pF,
tTHL	Output Transition Time		65	135		35	75		15	45	ns	R <sub>L</sub> = 200 kΩ
twCP(L)	Minimum Clock Pulse Width	80	25		45	10		36	. 8		ns	Input Transition
twMR(L)	Minimum MR Pulse Width	60	35		30	20		24	15		ns	Times ≤ 20 ns
trec	MR Recovery Time	0	-50		0	-25		0	-15		ns	
t <sub>s</sub>	Set-Up Time, Dn to CP	45	20		20	7	of	16	3	A DEEL	ASSINA	
th	Hold Time, Dn to CP	10	-10		5	-5		4	-3	F) 1810	ns	
fMAX	Max. Clock Frequency (Note 3)	4	9		10	16		12	19	100	MHz	

#### NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD} = 5 \text{ V}$ , 4  $\mu$ s at  $V_{DD} = 10 \text{ V}$ , and 3  $\mu$ s at  $V_{DD} = 15 \text{ V}$ .


#### SWITCHING WAVEFORMS





MINIMUM PULSE WIDTHS FOR CP AND MR, MR RECOVERY TIME, AND SET-UP AND HOLD TIMES, Dn TO CP

Note: Set up and Hold Times are shown as positive values but may be specified as negative values.

### TYPICAL ELECTRICAL CHARACTERISTICS







## 40192B/54/74C192 • 40193B/54/74C193 4-BIT UP/DOWN DECADE AND BINARY COUNTER

 $\begin{array}{lll} \textbf{DESCRIPTION} - \text{The 40192B is a 4-Bit Synchronous Up/Down BCD Decade Counter and the 40193B is a 4-Bit Synchronous Up/Down Binary Counter. Both operate the same except for the count sequence. Both counters have a Count Up Clock Input (CPU), a Count Down Clock Input (CPD), an asynchronous Parallel Load Input (PL), four Parallel Data Inputs (P0-P3), an overriding asynchronous Master Reset (MR), four Counter Outputs (Q0-Q3), a Terminal Count Up (Carry) Output (TCU) and a Terminal Count Down (Borrow) Output (TCD). \\ \end{array}$ 

When the Master Reset Input (MR) is LOW and the Parallel Load Input ( $\overline{PL}$ ) is HIGH, the Counter Outputs change state on the LOW-to-HIGH transition of either Clock Input. However, for correct counting, both Clock Inputs cannot be LOW simultaneously. With the Master Reset Input (MR) LOW, information on the Parallel Data Inputs ( $P_0-P_3$ ) is loaded into the counter when the Parallel Load Input ( $\overline{PL}$ ) goes HIGH, independent of Clock Inputs ( $CP_U$ ,  $CP_D$ ). When HIGH, the Master Reset (MR) resets the counter independent of all other input conditions. See equations below for Terminal Count Outputs ( $\overline{TC}_U$ ,  $\overline{TC}_D$ ).

- . TYPICAL COUNT FREQUENCY OF 8 MHz AT VDD = 10 V
- SYNCHRONOUS OPERATION
- . INTERNAL CASCADING CIRCUITRY PROVIDED
- ACTIVE LOW PARALLEL LOAD
- ACTIVE HIGH ASYNCHRONOUS MASTER RESET

#### PIN NAMES

PL Parallel Load Input (Active LOW)

Po-P3 Parallel Data Inputs

 $\begin{array}{ccc} \text{CP}_U & \text{Count Up Clock Pulse Input (L} \rightarrow \text{H Edge-Triggered)} \\ \text{CP}_D & \text{Count Down Clock Pulse Input (L} \rightarrow \text{H Edge-Triggered)} \\ \end{array}$ 

MR Master Reset Input (Asynchronous)
Q0-Q3 Buffered Counter Outputs

TCU Buffered Terminal Count Up (Carry) Output (Active LOW)
TCD Buffered Terminal Count Down (Borrow) Output (Active LOW)

#### MODE SELECTION

(Both Counters)


		(DOLLI)	Journe 137	
MR	PL	CPU	CPD	MODE
Н	×	X	X	Reset (Asyn.)
L	Ľ	X	X	Preset (Asyn.)
L	Н	Н	Н	No Change
L	Н	5	Н	Count Up
L	Н	Н	7	Count Down

L = LOW Level

H = HIGH Level

X = Don't Care

= Positive-Going Clock Pulse Edge




### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.




$$\begin{array}{lll} \mathsf{TC}_\mathsf{U} &=& \mathsf{Q}_0 \bullet \mathsf{Q}_3 \bullet \overline{\mathsf{CP}_\mathsf{U}} \\ \mathsf{TC}_\mathsf{D} &=& \overline{\mathsf{Q}}_0 \bullet \overline{\mathsf{Q}}_1 \bullet \overline{\mathsf{Q}}_2 \bullet \overline{\mathsf{Q}}_3 \bullet \overline{\mathsf{CP}}_\mathsf{D} \end{array}$$

$$TC_{U} = \underline{Q_{0}} \bullet \underline{Q_{1}} \bullet \underline{Q_{2}} \bullet \underline{Q_{3}} \bullet \overline{CP_{U}}$$

$$TC_{D} = \overline{Q_{0}} \bullet \overline{Q_{1}} \bullet \overline{Q_{2}} \bullet \overline{Q_{3}} \bullet \overline{CP_{D}}$$

7-367



### FAIRCHILD CMOS • 40192B/54/74C192 • 40193B/54/74C193

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S				Burnstel	100 min 2 min 20	ET PONTO BORNEY TO E
SYMBOL	PARAMET	TER	V	DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent				20			40	10 17		80		MIN, 25°C	
	Power	XC			150			300			600	μΑ	MAX	All inputs at
IDD	Supply				5	2613	Casa	10	101313	Duba.	20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	XM			150			300		17.50	600	μА	MAX	

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	OD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH tPHL	Propagation Delay, $CP_U$ to $Q_n$		245 245	490 490		105 105	210 210	no and	70 70	175 175	ns	
tPLH tPHL	Propagation Delay, CPD to Qn	1 y	245 245	490 490		105 105	210 210		70 70	175 175	ns	
tPLH tPHL	Propagation Delay, CPU to TCU		130 130	260 260		60 60	120 120		40 40	96 96	ns	
tPLH tPHL	Propagation Delay, CPD to TCD	d*0 :	145 145	290 290	Silva SA TU	60 60	120 120	ESTATE OF	40 40	96 96	ns	
tPHL	Propagation Delay, MR to Qn		270	540	Selection	120	240	mit la	80	192	ns	
tPLH	Propagation Delay, MR to		370	740		170	340		105	270	ns	C <sub>L</sub> = 50 pF,
tPLH tPHL	Propagation Delay, PL to Ω <sub>n</sub>		270 270	540 540		110 110	220 220		70 70	175 175	ns	R <sub>L</sub> = 200 kΩ Input Transition Times ≤ 20 ns
tTLH tTHL	Output Transition Time		55 55	135 135		30 30	75 75		20 20	45 45	ns	Times ≤ 20 ns
twCP	Min. CPU or CPD Pulse Width	170	85		75	30		60	20		ns	
twMR	Minimum MR Pulse Width	180	60		80	30		64	20		ns	
twPL	Minimum PL Pulse Width	150	75		85	25		52	20		ns	
trec	MR Recovery Time	150	75		65	30		52	20		ns	
trec	PL Recovery Time	150	75		65	30		52	20		ns	
t <sub>s</sub>	Set-Up Time, P <sub>n</sub> to PL Hold Time, P <sub>n</sub> to PL	170 0	85 -83		75 0	30 -28		60	20 -19		ns	
fMAX	Input Count Frequency (Note 3)	2	4		4	8		5	12	BUS	MHz	

Notes on following page.

#### NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

#### SWITCHING WAVEFORMS



RECOVERY TIMES FOR PL AND MR, MINIMUM PULSE WIDTHS FOR CPU, CPD,
PL AND MR AND SET-UP AND HOLD TIMES Pn TO PL

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 40194B 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

**DESCRIPTION** – The 40194B is a 4-Bit Bidirectional Shift Register with two Mode Control Inputs  $(S_0, S_1)$ , a Clock Input (CP), a Serial Data Shift Left Input  $(D_{SR})$ , a Serial Data Shift Right Input  $(D_{SR})$ , four Parallel Data Inputs  $(P_0-P_3)$ , an overriding asynchronous Master Reset Input (MR) and four Buffered Parallel Outputs  $(O_0-O_3)$ .

When LOW, the Master Reset Input  $(\overline{MR})$  resets all stages and forces all Outputs  $(\Omega_0 \cdot \Omega_3)$  LOW, overriding all other input conditions. When the Master Reset Input  $(\overline{MR})$  is HIGH, the operating mode is controlled by the two Mode Control Inputs  $(S_0, S_1)$  as shown in the Truth Table. Serial and parallel operation is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). The inputs at which the data is to be entered and the Mode Control Inputs  $(S_0, S_1)$  must be stable for a set-up time before the LOW-to-HIGH transition of the Clock Input CP).


- . TYPICAL SHIFT FREQUENCY OF 14 MHz AT VDD = 10 V
- ASYNCHRONOUS MASTER RESET
- . HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- POSITIVE EDGE-TRIGGERED CLOCK


#### PIN NAMES

S<sub>0</sub>, S<sub>1</sub> Mode Control Inputs P<sub>0</sub>-P<sub>3</sub> Parallel Data Inputs

DSR Serial (Shift Right) Data Input
DSL Serial (Shift Left) Data Input
CP Clock Input (L→H Edge-Triggered)
MR Master Reset Input (Active LOW)

Q<sub>0</sub>-Q<sub>3</sub> Parallel Outputs





#### TRUTH TABLE

OPERATING			INPUT	s (MR =	н)	ou	TPUT	S AT t	n+1
MODE	S <sub>1</sub>	s <sub>0</sub>	DSR	DSL	Po,P1,P2,P3	00	01	02	03
Hold	L	L	×	X	X	00	01	02	03
01:6:1	Н	L	X	L	X	01	02	03	L
Shift Left	Н	L	×	Н	X	01	02	03	Н
01:1/- 12:1	L	Н	L	X	×	L	00	01	02
Shift Right	L	Н	Н	×	×	Н	00	01	02
D	Н	Н	×	X	in manufacti est	L	L	L	L
Parallel Load	Н	Н	×	×	н .	н	Н	Н	Н

H = HIGH Voltage Level

= LOW Voltage Level

X = Don't Care

(tn+1) = Indicates state after next LOW-to-HIGH clock transition.

#### DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT		Cold Service Proc. 50					
SYMBOL	PARAME	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
I <sub>DD</sub>	Quiescent Power	хс			20 150			40 300			80 600	μА	MIN, 25°C MAX	All inputs at
	Supply Current	XM	9		5 150			10 300		91 = 1	20 600	μΑ	MIN, 25°C MAX	0 V or V <sub>DD</sub>

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)

SYMBOL													
	PARAMETER	V	DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
tPLH tPHL	Propagation Delay, CP to Q		100 100	180 180		45 45	80 80		35 35	64 64	ns	230014 2001 pl 1385 138	
tPHL	Propagation Delay, MR to Q		100	180		45	80		35	64	ns		
tTHL tTLH	Output Transition Time		75 75	135 135		40 40	70 70		25 25	45 45			
t <sub>s</sub>	Set-Up Time, Po-P3, DSL, DSR to CP Hold Time, Po-P3, DSL, DSR to CP	80	-10		0	20 -5		0	15 -5	63.4h	ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$ Input Transition	
t <sub>s</sub> ·	Set-Up Time, S to CP Hold Time, S to CP	100	60 -10		50	30 -5		40	20 -5		ns	- Times ≤ 20 ns	
twCP(L)	Minimum Clock Pulse Width	100	60		60	35		48	25		ns		
twMR(L)	Minimum MR Pulse Width	75	40		45	25	-	36	15		ns		
trec	Recovery Time for MR	180	100		90	50		72	35		ns	4-1	
†MAX	Maximum CP Frequency (Note 3)	4.5	9		9	14		10	16		MHz		


1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.


4. It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at V<sub>DD</sub> = 15 V.

#### TYPICAL ELECTRICAL CHARACTERISTICS










#### FAIRCHILD CMOS . 40194B


#### SWITCHING TIME WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.




CLOCK TO OUTPUT DELAYS
CLOCK PULSE WIDTH

OTHER CONDITIONS: S1 = L, MR = H, S0 = H



MASTER RESET PULSE WIDTH,
MASTER RESET TO OUTPUT DELAY AND
MASTER RESET TO CLOCK RECOVERY TIME


OTHER CONDITIONS:  $S_0$ ,  $S_1 = H$  $P_0 = P_1 = P_2 = P_3 = H$ 



SET-UP ( $t_s$ ) AND HOLD ( $t_h$ ) TIME FOR SERIAL DATA ( $D_{SR}$ ,  $D_{SL}$ ) AND PARALLEL DATA ( $P_0$ ,  $P_1$ ,  $P_2$ ,  $P_3$ )

OTHER CONDITIONS: MR = H

 $^{\circ}$  D<sub>SR</sub> Set up Time Affects  $\Omega_0$  Only D<sub>SL</sub> Set up Time Affects  $\Omega_3$  Only



SET-UP (ts) AND HOLD (th) TIME FOR S INPUT

OTHER CONDITIONS: MR = H


### 40195B/74C195/54C195 4-BIT UNIVERSAL SHIFT REGISTER


 $\begin{array}{l} \textbf{DESCRIPTION} - \text{The 40195B is a fully synchronous edge-triggered 4-Bit Shift Register with a Clock Input (CP), four synchronous Parallel <math>\underline{Data}$  Inputs ( $P_0\text{-}P_3$ ), two synchronous Serial Data Inputs ( $\overline{A}$ ), a synchronous Mode Control Input ( $\overline{PE}$ ), Buffered Outputs from all four bit positions ( $Q_0\text{-}Q_3$ ), a Buffered Inverted Output from the last bit position ( $\overline{Q}_3$ ) and an overriding asynchronous Master Reset Input ( $\overline{MR}$ ).


Operation is synchronous (except for Master Reset) and is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). When the Mode Control Input (PE) is LOW, a LOW-to-HIGH clock transition loads data into the register from Parallel Data Inputs (Pg-Pg). When the Mode Control Input (PE) is HIGH, a LOW-to-HIGH clock transition shifts data into the first register position from the Serial Data Inputs (J,  $\overline{K}$ ), and shifts all the data in the register one position to the right. D-type entry is obtained by tying the two Serial Data Inputs (J,  $\overline{K}$ ) together. A LOW on the Master Reset Input (MR) resets all four bit positions (Q0-Q3 = LOW,  $\overline{Q}$ 3 = HIGH) independent of all other input conditions. The 40195B is a direct replacement for the 74C195/54C195.

- TYPICAL SHIFT FREQUENCY OF 14 MHz AT VDD = 10 V
- . ASYNCHRONOUS MASTER RESET
- . J, K INPUTS TO THE FIRST STAGE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- COMPLEMENTARY OUTPUT FROM THE LAST STAGE
- POSITIVE EDGE-TRIGGERED CLOCK

#### PIN NAMES









#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### FAIRCHILD CMOS • 40195B/74C195/54C195

#### TRUTH TABLE

	and the second											
	0.00		INPU	TS (MF	OUTPUTS AT tn+1							
OPERATING MODE	PE	J	K	Po	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	00	01	02	03	$\bar{a}_3$
	н	L	L	X	×	X	X	L	00	01	02	$\bar{Q}_2$
Ch:4+ M	Н	L	Н	X	X	X	X	00	00	01	02	$\bar{a}_2$
Shift Mode	Н	Н	L	X	X	X	X	$\bar{a}_0$	00	01	Q <sub>3</sub>	$\bar{a}_2$
	Н	Н	Н	X	X	X	X	Н	00	01	02	$\bar{a}_2$
Parallel Entry Mode	L	X	X	L	L	L	L	L	L	L	L	Н
rarallel Entry Wode	L	X	X	Н	Н	Н	Н	Н	Н	Н	Н	L
	LA BER		Acres and					Carlo Long				

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 $(t_{n+1})$  = Indicates state after next LOW to HIGH clock transition.


DC CHARACTERISTICS: Vpp as shown Vcc = 0 V (See Note 1)


SYMBOL			Parent.				LIMIT	The second						
	PARAME	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
IDD	Quiescent Power	хс			20 150			40 300			80 600	μΑ	MIN, 25°C MAX	All inputs at
	Supply Current	XM			5 150			10 300		AGA	20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


SYMBOL					HIGHIG IS	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
	PARAMETER	V	DD = 5	5 V	V <sub>DD</sub> = 10 V			V	DD = 1	5V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
<sup>t</sup> PLH	Propagation Delay, CP to $Q_n$ or $\overline{Q}_3$		100	180 180		45	80		35	64	ns	REARISAND DISK	
tPHL				-		45	80	-	35	64			
<sup>t</sup> PHL	Propagation Delay, MR to Q <sub>3</sub>		100	180	1	45	80		35	64	ns		
tPHL	Propagation Delay, MR to Qn		100	180		45	80		35	64	ns	THE STATE OF THE S	
<sup>t</sup> THL	Output Transition Time		75	135		40	. 70		25	45	ns		
<sup>t</sup> TLH		ALEGE		75	135		40	70		25	45		C <sub>L</sub> = 50 pF,
ts	Set-Up Time, J, K, Po-P3 to CP	80	40		40	20		32	15			R <sub>L</sub> = 200 kΩ	
th .	Hold Time, J, K, Po-P3 to CP	0	-10		0	-5		0	-5		ns	Input Transition	
ts	Set-Up Time, PE to CP	100	60		50	30		40	20			Times ≤ 20 ns	
th	Hold Time, PE to CP	0	-10		0	-5		0	-5		ns		
twCP(L)	Minimum Clock Pulse Width	100	60	1 1	60	35		48	25		ns		
t <sub>w</sub> MR(L)	Minimum MR Pulse Width	75	40		45	25		36	15		ns		
t <sub>rec</sub>	Recovery Time for MR	180	100	DE	90	50		72	35		ns		
fMAX	Maximum CP Frequency (Note 3)	4.5	9	H-D	9	14	T. FY	10	16	1	MHz		


- NOTES:
  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
  2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
  3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
  4. It is recommended that input rise and fall times to the Clock Input be less than 15 \(mu\)s at V<sub>DD</sub> = 5 V, 4 \(mu\)s at V<sub>DD</sub> = 10 V, and 3 \(mu\)s at V<sub>DD</sub> = 15 V.

#### TYPICAL ELECTRICAL CHARACTERISTICS










#### FAIRCHILD CMOS • 40195B/74C195/54C195

#### SWITCHING TIME WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.


#### CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH



OTHER CONDITIONS: J = PE = MR = HIGH

K=L&W


#### MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



OTHER CONDITIONS: PE = LOW

P0 = P1 = P2 = P3 = HIGH


# SET-UP (t<sub>s</sub>) AND HOLD (t<sub>h</sub>) TIME FOR SERIAL DATA (J & K) AND PARALLEL DATA (P0, P1, P2, P3)



OTHER CONDITIONS: MR = HIGH

\*J & K Set-up Time Affects Qn Only

#### SET-UP (ts) AND HOLD (th) TIME FOR PE INPUT




OTHER CONDITIONS: MR = HIGH

\*Q<sub>0</sub> State will be Determined

by J & K Inputs

NOTE:

Set-up Times  $(t_s)$  and Hold Times  $(t_h)$  are shown as positive values but may be specified as negative values.



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION	4
DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS	5
JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS	6
TECHNICAL DATA	. 7
APPLICATIONS INFORMATION	8
FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES	9
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	10

MOLTOUGOATME

NUMERICAL INDEX OF DEVICES

SELECTION GUIDES AND CROSS REFERENCE

EARCHRED 4000B SERIES CMOS-GENERAL DESCRIPTION

DESIGN CONSIDERATIONS WITH FAIRCHES

JEDED INDUSTRY STANDARD "B SERIES OMOS SPECIFICATIONS

TECHNICAL DATA

APPLICATIONS INFORMATION

FAIRCHILD ORDERING INFORMATICS AND PACKAGE OUTLINES

FAMORILD FILD BALES OFFICES
SALES REPRESENTATIVES AND
DISTRIBUTOR LOCATIONS

#### 8

## **APPLICATIONS INFORMATION CONTENTS**

CMOS INTERFACE CIRCUITS	8-5
MOS to LED Segments & Digit Drivers	8-7
High Voltage, High Current Darlington Drivers	8-7
One-shot Multivibrator	8-8
Voltage Comparator	8-8
Power Supply Regulator	8-8
MOS to LED Digit Driver	8-9
CMOS to 7-Segment LED Display	8-9
CMOS OSCILLATORS CIRCUITS	8-10
APPLICATION OF THE 4702B	8-20
USING THE 4703B FIFO	8-28
MICROPROGRAMMING WITH PROCESSOR ORIENTED MACROLOGIC	8-39

#### APPLICATIONS INFORMATION CONTRUCT

APPLICATION OF THE STORE

## INTERFACE CIRCUITS FOR CMOS

Fairchild manufactures one of the broadest varieties of Integrated Circuits in the world. In an effort to aid the designer in his search for compatible interface alternatives, listed below are a number of circuits manufactured by different divisions of Fairchild Semiconductor and easily compatible with the Fairchild line of Isoplanar CMOS.

#### Fairchild F54LSXX/74LSXX LOW POWER SCHOTTKY TTL

(Reference: Fairchild Low Power Schottky Data Book and Fairchild Low Power Schottky Designer's Guide)

When Multi-TTL drive capability is required, the CMOS 4049B and 4050B Hex Buffers can be used to drive two standard TTL Loads with typical delay of 45 ns ( $V_{DD} = 5$  V). These devices, because of the deletion of the  $V_{DD}$  input diode, allow High Voltage CMCS to 5 Volt TTL translation. For higher performance and additional drive capability each of the following Fairchild Low Power Schottky devices may be used as interface/logic translating elements with capability of driving up to five standard TTL Loads. Although the Low Power Schottky devices must be operated from a 5 V TTL supply, they can accept input voltages up to 15 V, allowing direct interface with CMOS operated up to 15 V.

F54LS00/74LS00	F54LS85/74LS85	F54LS189/74LS189
F54LS02/74LS02	F54LS86/74LS86	F54LS190/74LS190
F54LS04/74LS04	F54LS89/74LS89	F54LS191/74LS191
F54LS08/74LS08	F54LS95/74LS95B	F54LS192/74LS192
F54LS09/74LS09	F54LS107/74LS107	F54LS193/74LS193
F54LS10/74LS10	F54LS125/74LS125	F54LS194/74LS194
F54LS11/74LS11	F54LS126/74LS126	F54LS195/74LS195
		F54LS196/74LS196*
F54LS13/74LS13	F54LS132/74LS132	F54LS197/74LS197*
F54LS14/74LS14	F54LS133/74LS133	F54LS240/74LS240
F54LS15/74LS15	F54LS136/74LS136	F54LS241/74LS241
F54LS20/74LS20	F54LS138/74LS138	F54LS242/74LS242
F54LS21/74LS21	F54LS139/74LS139	F54LS243/74LS243
F54LS27/74LS27	F54LS145/74LS145	F54LS244/74LS244
F54LS28/74LS28	F54LS151/74LS151	F54LS245/74LS245
F54LS30/74LS30	F54LS152/74LS152	F54LS247/74LS247
F54LS32/74LS32	F54LS153/74LS153	F54LS248/74LS248
F54LS33/74LS33	F54LS155/74LS155	F54LS249/74LS249
F54LS37/74LS37	F54LS157/74LS157	F54LS251/74LS251
F54LS38/74LS38	F54LS158/74LS158	F54LS253/74LS253
F54LS40/74LS40	F54LS160/74LS160	F54LS256/74LS256
F54LS42/74LS42	F54LS161/74LS161	F54LS257/74LS257
F54LS47/74LS47	F54LS162/74LS162	F54LS258/74LS258
F54LS48/74LS48	F54LS163/74LS163	F54LS259/74LS259
F54LS49/74LS49	F54LS164/74LS164	F54LS260/74LS260
F54LS51/74LS51	F54LS165/74LS165	F54LS266/74LS266
F54LS54/74LS54	F54LS168/74LS168	F54LS273/74LS273
F54LS55/74LS55	F54LS169/74LS169	F54LS279/74LS279
F54LS73/74LS73	F54LS170/74LS170	F54LS283/74LS283
F54LS75/74LS75	F54LS173/74LS173	F54LS289/74LS289
F54LS76/74LS76	F54LS174/74LS174	F54LS295/74LS295A
F54LS77/74LS77	F54LS175/74LS175	F54LS298/74LS298
F54LS78/74LS78	F54LS181/74LS181	F54LS299/74LS299
F54LS83/74LS83A	F54LS182/74LS182	F54LS323/74LS323

F54LS670/74LS670


F54LS352/74LS352 F54LS353/74LS353 F54LS365/74LS365 F54LS366/74LS366

F54LS367/74LS367 F54LS368/74LS368 F54LS373/74LS373 F54LS374/74LS374 F54LS375/74LS375 F54LS377/74LS377 F54LS378/74LS378 F54LS379/74LS379 F54LS386/74LS386 F54LS395/74LS395 F54LS398/74LS398 F54LS399/74LS399 F54LS502/74LS502 F54LS540/74LS540 F54LS541/74LS541 F54LS568/74LS568 F54LS569/74LS569 F54LS573/74LS573 F54LS574/74LS574

<sup>\*</sup>Except For Clock Inputs

NTERFACE CIRCUITS FOR CMOS

Fairchild Low Power Schottky devices also incorporate a unique Schottky Diode in series with the collector of the output transistor. This diode allows the output to be pulled substantially higher than  $V_{CC}$ . Although the Low Power Schottky devices must be operated from a 5 V TTL supply, a simple external pullup resistor between the LS output and the CMOS  $V_{DD}$  power supply will allow direct interface between Low Power Schottky Logic ( $V_{CC}$  = 5 V) and high voltage CMOS logic, up to  $V_{DD}$  = 10V. With the exception of the F74LS00, F74LS02, F74LS04, F74LS11, F74LS20, and the F74LS32, each of the devices listed above will perform the low voltage to high voltage translation.



## 75491 • 75492

## MOS TO LED SEGMENT AND DIGIT DRIVERS

## 9665 • 9667 • 9668

# HIGH VOLTAGE HIGH CURRENT DARLINGTON DRIVERS

(Reference: Fairchild Linear Integrated Circuits Data Book)

The 75491 and 75491A, LED Quad Segment Digit Drivers interface MOS signals to common cathode LED displays. High output current capability makes the devices ideal in time multiplex systems using segment address or digit scan method of driving LEDs to minimize the number of drivers required.


The 75492 and 75492A Hex LED/Lamp Drivers convert MOS signals to high output currents for LED display digit select or lamp select. The high output current capability makes the devices ideal in time multiplex systems using segment address or digit scan method of driving LEDs to minimize the number of drivers required.

#### 75491 e 75491A

- . 50 mA SOURCE OR SINK CAPABILITY
- . LOW INPUT CURRENTS FOR CMOS COMPATIBILITY
- LOW STANDBY POWER
- FOUR HIGH GAIN DARLINGTON CIRCUITS
- 10 V and 20 V OPERATION

#### 75492 • 75492A

- . 250 mA SINK CAPABILITY
- CMOS COMPATIBLE INPUTS
- LOW STANDBY POWER
- SIX HIGH GAIN DARLINGTON CIRCUITS
- 10 V AND 20 V OPERATION



(Reference: Fairchild 9665 • 9666 • 9667 • 9668 Data Sheet)


The 9665, 9667 and 9668 are comprised of seven high voltage, high current npn Darlington Transistor pairs. All units feature common emitter, open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads and appropriate emmiter-base resistors for leakage.

The 9665 is a general purpose array which may be used with DTL, TTL, PMOS, CMOS, etc. Input current limiting is done by connecting an appropriate discrete resistor to each input.

The 9667 has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V.

The 9668 has an appropriate input resistor to allow direct operation from CMOS or PMOS outputs operating from supply voltages of 6 to 15 V

- SEVEN HIGH GAIN DARLINGTON TRANSISTOR PAIRS
- HIGH OUTPUT VOLTAGE (VCE = 50 V)
- HIGH OUTPUT CURRENT (IC = 350 mA)
- . CMOS COMPATIBLE INPUTS
- SUPPRESSION DIODES FOR INDUCTIVE LOADS
- 2 WATT PLASTIC DIP PACKAGE ON COPPER PIN FRAME



.

## 96L02


# LOW POWER DUAL ONE-SHOT MULTIVIBRATOR

# μ**Α775**QUAD COMPARATOR VOLTAGE COMPARATOR

#### Retriggerable Resettable Monostable Multivibrator (Reference: Fairchild Low Power TTL Book)

The 96L02 is pin and function compatible with the F4528 Dual Monostable and exhibits improved stability and speed. It is usable in 5 V CMOS systems.


- TYPICAL POWER DISSIPATION OF 25 mW/ONE SHOT
- 50 ns TYPICAL PROPAGATION DELAY
- RETRIGGERABLE 0 TO 100% DUTY CYCLE
- FAIRCHILD 4000B COMPATIBLE INPUTS
- OPTIONAL RETRIGGER LOCK-OUT CAPABILITY
- PULSE WIDTH COMPENSATED FOR V<sub>CC</sub> AND TEMPERATURE VARIATIONS
- RESETTABLE



(Reference: Fairchild µA775 Data Sheet)

In a CMOS system it may be necessary to detect differences between two voltage levels and convert to logic levels. The  $\mu A775$  Quad Comparator is capable of operating over the CMOS power supply range. These comparators have a unique characteristic in that the input common mode voltage range includes ground, even though operated from a single power supply voltage. Applications include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators and wide range  $V_{CC}$ .

- SINGLE SUPPLY OPERATION-+2.0 V TO +36 V
- . COMPARES VOLTAGES NEAR GROUND POTENTIAL
- LOW CURRENT DRAIN-700 μA TYPICAL
- COMPATIBLE WITH ALL FORMS OF CMOS
- . LOW INPUT BIAS CURRENT-25 nA TYPICAL
- LOW INPUT OFFSET CURRENT-25 nA
- LOW OFFSET VOLTAGE-5 mV MAX




#### POWER SUPPLY REGULATOR

 $\mu$ A78MG 4-Terminal Regulator (Reference: Fairchild  $\mu$ A78 MG •  $\mu$ A79 MG Data Sheet)

This single compact regulator with its 500 mA capability is sufficient for all but the very largest CMOS systems. The adjustable output voltage feature allows fine tuning of system speed power product.

- . OUTPUT CURRENT IN EXCESS OF 0.5 A
- POSITIVE OUTPUT VOLTAGE 5 TO 30 V
- INTERNAL THERMAL OVERLOAD PROTECTION
- . INTERNAL SHORT CIRCUIT CURRENT PROTECTION
- OUTPUT SAFE AREA PROTECTION
- . POWER MINI DUAL IN-LINE PACKAGE



## 9374

## DECODER/DRIVER/LATCH **CMOS TO 7-SEGMENT** LED DISPLAY

(Reference: Fairchild 9374 Data Sheet)

## 9664 MOS TO LED DIGIT DRIVER

(Reference: Fairchild 9664 Data Sheet)


This driver is ideal for driving high current devices such as LEDs, relays and lamps. High input impedance allows direct drive from Fairchild 4000B CMOS devices; however, there is some degradation in logic level at the CMOS output. The 9664 is specified to 10 V operation, the 9664A to 20 V.

- 150 mA SINK CAPABILITY
- CMOS COMPATIBLE INPUTS
- **VERY LOW STANDBY POWER**
- SIX HIGH GAIN DARLINGTON CIRCUITS
- 10 AND 20 V OPERATION

9664/96	64A LOGIC AND CONNECTION DIAGRA DIP (TOP VIEW)	M
	OUTPUT 1 1 14 INPUT 1	
	OUTPUT 2 2 OUTPUT 6	
	INPUT 2 3 A A 12 INPUT 6	
	V <sub>DD</sub> (GND) 4 11 V <sub>CC</sub>	
	INPUT 3 5 10 INPUT 5	
	OUTPUT 3 6 9 OUTPUT 5	
	OUTPUT 4 7 04 8 INPUT 4	

This bipolar device contains latches for storage, a 7-segment decoder and 15 mA constant current drivers. The 9374 must operate at 5 V; its inputs are also limited to 5 V.

- **FAIRCHILD 4000B SERIES COMPATIBLE INPUTS**
- HIGH-SPEED INPUT LATCHES FOR DATA STORAGE
- 15 mA CONSTANT CURRENT SINK CAPABILITY TO DIRECTLY DRIVE COMMON ANODE LED DISPLAYS
- INCREASES INCANDESCENT DISPLAY LIFE
- DATA INPUT LOADING ESSENTIALLY ZERO
- WHEN LATCH DISABLED
- **AUTOMATIC RIPPLE BLANKING FOR SUPPRESSION OF** LEADING EDGE ZEROS AND/OR TRAILING EDGE ZEROS



8-9

### CMOS OSCILLATORS

This application note describes several square-wave oscillator circuits implemented with standard CMOS gates. In each case, appropriate timing equations, simplifying assumptions, and advantages and disadvantages are listed.

In general, because of the characteristically high input impedance of CMOS logic elements, more cost effective oscillators can be constructed offering relatively large timing constants without large capacitors. In addition, the CMOS oscillator offers:

- Very low power dissipation
- Operation over a wide power supply voltage range of 3 to 15 volts
- Operation over a frequency range of less than 1 Hz to over 23 MHz
- Easy interface to other logic families
- Relatively good stability with respect to variations in power supply voltage and operating temperature range

Generally, the use of buffered CMOS gates in oscillator applications is not recommended. Problems occur because of excessive gain through the buffered element (in excessive of  $10^6$ ) compounded by the slow edge rates, characteristic of the oscillator circuit. Ringing at the thresholds is very likely, creating false clocks in the system. This problem is, of course, overcome with the Schmitt Trigger and its associated hysteresis. Fairchild recommends the 4007UB, 4069UB, 40014B, 4093B and 4583B for all oscillator applications. For simplication, all applications in this note will be implemented using the 4069UB and 40014B.

Before describing any specific oscillator circuits and in an effort to clear some confusion and a few misconceptions, *Figure 1* illustrates the basic logical oscillator. Any odd number of inverting logic elements will oscillate naturally when connected in a ring as shown in *Figure 1*. This is easily seen by treating the inverters as ideal switches or inverters exhibiting finite propagation delays and ideal switching characteristics. The basic result is that a HIGH logic level chases itself around the ring. In this case the frequency of oscillation is dependent upon the total propagation delay through the ring and is given by:

$$f = \frac{1}{2nT_D}$$
 where

f = frequency of oscillation (Hz)


n = number of inverting gates in the ring

 $T_p$  = propagation delay per gate (seconds)



FIGURE 1. ANY ODD NUMBER OF INVERTING GATES WILL ALWAYS OSCILLATE


The practicality of such a circuit is limited by the fact that the frequency of oscillation is dependent upon  $T_p$  and therefore limited to a few specific values determined by  $T_p$ . Furthermore, stability of such a circuit is heavily dependent upon  $T_p$ 's variation with temperature, power supply voltage and output loading. Figure 2 illustrates expected variations in propagation delay for the 4069UB.




#### The Logical RC Oscillator

To overcome the disadvantages of the logical oscillator it is necessary to add other circuit elements that increase loop delay and thus reduce the effect of  $T_p$  variation on frequency. This increase in loop delay necessarily reduces the upper frequency limit for a given configuration, but lends the more important advantages of frequency predictability and stability.

Figure 3 illustrates a useful three gate oscillator incorporating a resistor capacitor network which does, in effect, slow the natural frequency of the ring oscillator and, assuming that the RC time constant is large enough, minimizes any effects of propagation delay and thus any dependence upon temperature, load capacitance, or operating voltage. With this in mind, it is assumed, hereafter in the analysis, that the logic elements are ideal, exhibiting negligible propagation delay. If very high oscillation frequencies are required, this assumption may not be valid.





As a means of determining a timing equation, Figure 4 illustrates the voltage waveforms at specific points in the oscillator circuit. As shown, the voltage waveform at  $V_1$  does, for short intervals of time, extend outside the power supply rails. These excursions are clipped at  $V_2$  by the standard input protection diodes found on all Fairchild CMOS logic inputs (Figure 5). At this point another simplifying assumption is made; input protection diodes  $D_1$  and  $D_2$  exhibit ideal characteristics. Since this assumption tends to have little overall effect on the voltage waveforms, the error is acceptably small.

From Figure 4, the time period T for one cycle is:

$$T = t_1 + t_2 + t_3 + t_4$$

Once again, input protection diodes conduct only during  $t_1$  and  $t_3$ . Similarly, except for input leakage current, Resistor R<sub>2</sub> conducts only during  $t_1$  and  $t_3$ . Since input impedance is generally very large (>  $10^6\Omega$ ) compared to typical values for R<sub>1</sub> and R<sub>2</sub>, input leakage currents are negligible and it is assumed they can be ignored. For resistor values greater than a few megohms, this may not be valid (note 1).

From basic electronics, the timing equation for exponential decay of an RC network (Figure 6) is.

$$t = -RC \ln (v/V_0)$$

Thus: 
$$t_1 \approx -R_1 C \left[ \frac{R_2}{R_1 + R_2} \right] \left[ \ln \left( \frac{V_{DD}}{V_{DD} + V_{TP}} \right) \right]$$

$$\mathsf{t}_2 \approx -\mathsf{R}_1 \mathsf{C} \; \mathsf{In} \left( \frac{\mathsf{V}_{TN}}{\mathsf{V}_{DD}} \right)$$

$$t_3 \approx -R_1 C \left\lceil \frac{R_2}{R_1 + R_2} \right\rceil \left\lceil \ln \left( \frac{V_{DD}}{2V_{DD} - V_{TN}} \right) \right\rceil$$

$$t_4 \approx -R_1C$$
 In  $\left(\frac{V_{TP}}{V_{DD}}\right)$ 

$$\text{and: } T \approx -R_1 C \left. \left\{ \left[ \frac{R_2}{R_1 + R_2} \right] \cdot \left[ \ln \left( \frac{V_{DD}}{V_{DD} + V_{TP}} \right) \right. \right. \\ \left. + \ln \left( \frac{V_{DD}}{2V_{DD} - V_{TN}} \right) \right] + \ln \left( \frac{V_{TN}}{V_{DD}} \right) + \ln \left( \frac{V_{TN}}{V_{DD}} \right) \right\}$$




FIGURE 6. TIMING FOR THE EXPONENTIAL DECAY OF AN RC NETWORK

For those who prefer their timing equations not to be cluttered with details, several simplifying assumptions can be made. First, it is assumed that negative and positive threshold voltages are equal ( $V_{TN} = V_{TP}$ ). This is a fairly safe assumption since standard gates will generally exhibit very little hysteresis (< 200 mV). Of course, this assumption is not valid for Schmitt Triggers.

The timing equation simplifies to:

$$T \approx -R_1 C \left\{ \left[ \frac{R_2}{R_1 + R_2} \right] \left[ \ln \left( \frac{V_{DD}}{V_{DD} + V_T} \right) \right. \right. \\ \left. + \ln \left( \frac{V_{DD}}{2V_{DD} - V_T} \right) \right] + 2 \ln \left( \frac{V_T}{V_{DD}} \right) \right\}$$

Next, it is assumed that CMOS is the ideal logic family with ideal transfer characteristics and thus,  $V_T = V_{DD}/2$ . As will be shown later, this can be a very misleading assumption. Nevertheless:

$$T \approx 2R_1C \left[ \frac{0.405 R_2}{R_1 + R_2} + 0.693 \right]$$

and:

$$f \approx \frac{1}{2R_1C \left[ \frac{0.405 R_2}{R_1 + R_2} + 0.693 \right]}$$


Furthermore:

$$\begin{array}{l} \text{If R}_1 = \text{R}_2, \ \ f \approx 0.559/\text{R}_1\text{C} \\ \text{If R}_1 >> \text{R}_2, \ \ f \approx 0.722/\text{R}_1\text{C} \\ \text{If R}_1 << \text{R}_2, \ \ f \approx 0.455/\text{R}_1\text{C} \\ \end{array}$$

The last assumption is a very attractive one, greatly simplifying the timing equations, but can create correlation problems between paper calculations and actual results. CMOS is not, generally, an ideal logic family exhibiting ideal transfer characteristics and, in fact, guaranteed threshold limits allow variations in the timing equation constants which are much greater than those created by variations in  $R_2/R_1$  as implied above.

Standard guarantees for CMOS circuits allow the actual switching threshold to lie in range from roughly 30% of  $V_{DD}$  to 70% of  $V_{DD}$  ( $V_{IH}$  = 0.7  $V_{DD}$  and  $V_{IL}$  = 0.3  $V_{DD}$ ). If, in fact, actual thresholds are not near 0.5  $V_{DD}$  the above simplifications can be grossly invalid. As a means of illustration, simplified timing equations have been generated assuming that  $V_{T}$  = 0.7  $V_{DD}$  and  $V_{T}$  = 0.3  $V_{DD}$ . The results are shown in *Figure 7*. Also shown are the results of actual tests performed on the 4069UB with manufacturing date codes from over three years of production. Actual data implies that more accurate timing equations for the 4069UB would be:

For 
$$R_1$$
 =  $R_2$ ,  $f \approx 0.482/R_1C$   
For  $R_1$  = 10  $R_2$ ,  $f \approx 0.580/R_1C$   
For 10  $R_1$  =  $R_2$ ,  $f \approx 0.368/R_1C$  With expected error =  $\pm 5\%$ 



Furthermore, it should be noted that the duty cycle of  $V_{OUT}$  will depend directly upon the actual threshold voltage. When  $V_T = 0.5 \ V_{DD}$ , a 50% duty cycle results.

In summary, for better comparison between software and hardware, it may be necessary for the designer to more accurately determine actual threshold voltages.

#### The Two Gate Oscillator

A popular two gate RC Oscillator circuit is shown in *Figure 8*. Coincidentally, all of the RC oscillator timing equations, RC waveforms, assumptions and arguments thus far also apply to the circuit in *Figure 8*. The only real problem with this circuit is that it may not oscillate for certain values of capacitance. Unlike the logical oscillator circuit of *Figure 1* which oscillates naturally and the frequency of oscillation is only slowed and stabilized by an RC network, the two gate circuit is forced to oscillate by the RC network. To illustrate this point, allow C to go to zero. The result is a circuit as shown in *Figure 9* which obviously will not oscillate in an acceptible manner. However, gate count may be a critical factor in a design and the two gate oscillator circuit is often employed.




FIGURE 8. A TWO GATE RC OSCILLATOR




FIGURE 9. A TWO GATE RC OSCILLATOR MAY NOT OSCILLATE FOR SOME VALUES OF CAPACITANCE

#### The Schmitt Trigger Oscillator

Where gate count is a critical factor, *Figure 10* shows an Oscillator constructed from a single Inverting Schmitt Trigger. This circuit consumes only 1/6 of a package allowing the other five inverters to be utilized elsewhere in the system. It should be noted that the single stage oscillator is only practical where substantial hysteresis is provided by the logic element (i.e., Schmitt Triggers). It should, also, be noted that switching thresholds of the Schmitt Trigger are not as insensitive to variations in the power supply voltage. This circuit is best in those applications with relaxed requirements on frequency stability or where power supply voltages are well regulated.




FIGURE 10. A SIMPLE SCHMITT TRIGGER OSCILLATOR




Figure 11 illustrates the voltage waveforms on the input and output pins of the Schmitt Trigger. Assuming that  $t_1 + t_2 >> t_{PLH} + t_{PHL}$  the time period T for one cycle is:

$$\begin{split} T &\approx t_1 + t_2 \\ \text{Where: } t_1 &\approx -\text{RC In} \left( \frac{\text{V}_{DD} - \text{V}_{TP}}{\text{V}_{DD} - \text{V}_{TN}} \right) \\ &t_2 &\approx -\text{RC In} \left( \frac{\text{V}_{TN}}{\text{V}_{TP}} \right) \\ \text{or: } &T \approx -\text{RC } \left[ \text{In} \left( \frac{\text{V}_{TN}}{\text{V}_{TP}} \right) + \text{In} \left( \frac{\text{V}_{DD} - \text{V}_{TP}}{\text{V}_{DD} - \text{V}_{TN}} \right) \right] \\ \text{or: } &T \approx \text{RC } \left[ \text{In} \left( \frac{\text{V}_{TP}}{\text{V}_{TN}} \right) + \text{In} \left( \frac{\text{V}_{DD} - \text{V}_{TN}}{\text{V}_{DD} - \text{V}_{TP}} \right) \right] \end{split}$$

To simplify the equation, we can assume from the 40014B data sheet that at  $V_{DD}$  = 10 V,  $V_{TN}$  = 6.8 V and  $V_{TP}$  = 3.2 V, typically.

Thus: T≈ 1.5 RC

or:  $f \approx 0.667/RC$ 

Once again, from Figure 12, it can be determined that the simplification above may not be valid because of possible variations in actual thresholds within the guaranteed worst case limits versus the typical thresholds assumed above.




FIGURE 12. TIMING CONSTANT VERSUS POWER SUPPLY VOLTAGE ASSUMING VARIOUS HYSTERESIS LEVELS FOR THE 40014B


Based on actual test data performed on 40014B devices with a variety of manufacturing date codes, the following equation was determined:

f  $\approx$  0.631/RC For R = 1 K $\Omega$  to 1 M $\Omega$  and: C = 10  $\mu$ F to 100 pF

with expected error  $\approx \pm 10\%$ 

#### The Gated Oscillator

Often the designer will have a need to enable or disable the free running oscillator at will. This is easily accomplished by adding a diode to the RC Oscillator circuit as shown in *Figure 13*. In one direction the diode provides an active HIGH Enable input and in the other an active LOW Enable input. With proper selection of the RC components, power dissipation in the disabled state can be minimized.



#### A CMOS Crystal Oscillator

For those applications requiring extreme stability of the oscillation frequency, a CMOS Crystal Oscillator circuit is shown in *Figure 14*. Actual resistor and capacitor component values are determined by the desired output frequency and characteristics of the crystal employed. Any odd number of inverting gates may be used in the circuit. However, maximum operating frequency will be limited by total propagation delay through the oscillator ring.




FIGURE 14. A CMOS CRYSTAI OSCILLATOR

8

Finally, in applications demanding such stringent stability, it is not uncommon for the designer, for reasons of both accuracy and cost, to select highest possible operating frequency. The result is an often critical tradeoff between tolerable power dissipation and acceptable accuracy. For the circuit of *Figure 14*, as operating frequency is increased by a factor of ten, power dissipation will also approximately increase by a factor of ten. Only the designer can acceptably resolve this tradeoff.

#### Summary

Simple CMOS inverting gates provide an attractive solution to oscillator applications providing better stability (especially at low frequency), very low power dissipation, wide operating power supply voltage range and relatively easy interface to other logic families.

This note has offered several alternative designs for CMOS oscillators each with its own advantages, disadvantages and simplifying assumptions. From the information presented herein, the designer has the capability of selecting the circuit and the characteristic tradeoffs best suited to his specific application.

Note 1. As a general rule, assuming worst case data sheet limits, input leakage current will have approximately a 10% affect upon the timing equation when  $R_1$  = 1.5  $M\Omega$  at  $V_{DD}$  = 15 V, 10  $M\Omega$  at  $V_{DD}$  = 10V and 5  $M\Omega$  at  $V_{DD}$  = 5 V.

## APPLICATION OF THE 4702B, PROGRAMMABLE BIT-RATE GENERATOR

The industry standard Universal Asynchronous Receiver/Transmitter (UART), an MOS/LSI subsystem, has had a considerable impact on data-communication system design. Not only has the UART dramatically reduced chip counts and increased reliability, etc., but it has also provided an incentive to integrate the remaining support functions.

One such subsystem is the 4702B programmable bit-rate generator, designed to provide the necessary clocking signals to operate asynchronous transmitter and receiver circuits. Several standardized signaling rates are used for start-stop communication depending on the transmission medium and other system requirements. The equipment must be capable of generating all the necessary frequencies and provide a way to select the desired one. In the past, this required several SSI/MSI circuits. Now, the 4702B can perform the task more easily and economically.

The 4702B provides any one of the 13 common bit rates on a selectable basis using an on-board oscillator and an external crystal; it also is expandable for multichannel applications. In its most general form, multichannel clocking requires that any of the possible frequencies must be available on any channel. Expansion up to eight channels is accomplished without device duplication. In multiple-device systems, there is no need to use a crystal with every device. *Figure 1* shows the block diagram of the 4702B which consists of the following major parts:

- Oscillator and associated gating
- Scan counter
- Count chains
- Initialization circuit
- Multiplexer and output storage

#### Oscillator and Associated Gating

The oscillator circuit together with an external crystal generates the master timing. A 2.4576 MHz crystal provides 16 times the frequency of the baud values marked; for example, 9600 baud corresponds to 153.6 kHz. If the External Clock Enable ( $\overline{\text{E}_{\text{CP}}}$ ) is HIGH, the oscillator output signal drives the count chain. On the other hand, if it is LOW, the External Clock (CP) signal is enabled and is then the timing source. The External Clock input also participates in the device initialization scheme. The master timing signal, either from the external source or the local oscillator, is available on the Clock Output pin (CO). This signal can be used to drive other 4702B's in a multiple device system, thus eliminating the need to provide more than one crystal.

#### Scan Counter

The master timing drives a 3-bit binary scan counter which, in turn, drives the remaining counter chains on the chip. The scan counter allows expansion to eight channels as described later. The prescaling feature of this counter provides another benefit, i.e., it moves the input frequency to 2.4576 MHz which is ideal for low-cost crystals. If it were not for the scan counter, the 4702B would require a more expensive crystal of about 300 kHz.


#### **Count Chains**

The scan counter output drives an 8-bit binary counter which provides the frequencies corresponding to 9600, 4800, 2400, 1200, 600, 300, 150 and 75 baud. The 1800-baud signal is generated by dividing 9600 by 16/3. The 110 and 134.5 baud signals are approximated by dividing 2400 by 22 and 18 respectively. Dividing 1200 by 6 gives the 200 baud signal, while 50 baud is generated by dividing 200 baud by 4. All division factors except 16/3 are even; thus, all outputs except 1800 baud have a 50% duty cycle.

The actual division by 16/3 is achieved by using a sequence of integers 5 and 6 such that cumulative error after every three cycles is zero. This scheme, in conjunction with the divide by 16 performed in the UART, achieves good timing accuracy demanded by high speed communication equipment. Calculations indicate that the maximum distortion introduced does not exceed 0.78% regardless of the number of elements in a character.

#### **Initialization Circuit**

This circuit generates a Master Reset signal to initialize the flip-flops on the 4702B to a known state. If the External Clock Enable ( $\overline{E_{CP}}$ ) is LOW, the local oscillator output is inhibited and timing is derived from the External Clock (CP). The first positive half cycle of the External Clock is used to generate the Master Reset and all succeeding clock signals are used for timing. This initialization scheme allows software-controlled diagnosis for fault isolation.



#### Multiplexer and Output Storage

All the desired outputs from the count chains are fed as data inputs to a multiplexer. The select inputs for this multiplexer are brought out as Rate Select input  $(S_0 - S_3)$ . Table 1 shows the correspondence between this code and the resulting frequency. The multiplexer output is fed as data input to a resynchronizing flip-flop that is clocked by the leading edge of the master timing.

If only single-channel applications of the 4702B were considered, the output flip-flop would be unnecessary. In multichannel applications, however, the Rate Select inputs change as a function of the Scan Counter output ( $\Omega_0 - \Omega_2$ ). The resynchronizing flip-flop assures a fixed timing relationship between  $\Omega_0 - \Omega_2$  and the Bit Rate output (Z).


Three important features should be noted from *Table 1*. First, two of the select codes specify Multiplexed Input (I<sub>M</sub>) signal as the data source to the multiplexer. The user can feed a signal into this input, however, the primary intent was to feed a static logic level to achieve a "zero baud" situation. Secondly, the codes corresponding to 110, 150, 300, 1200 and 2400 baud each have a maximum of only one LOW level. These are the most commonly used rates in contemporary data terminals. Thus the rate select mechanism on these terminals need only be a single-pole 5-position switch with the common terminal grounded. Thirdly, 2400 baud is select by two different codes so that the whole spectrum of modern communication rates will have a HIGH code in the most significant bit position.

#### **Typical Applications**

In those applications where the Rate Select inputs are static levels, operation of the 4702B is rather straightforward. The multiplexer connects the specified counter output to the data input of the output flip-flop. Because the flip-flop is clocked by the master timing, its output reflects the selected frequency.

#### Single-Channel Bit-Rate Generator

Figure 2 shows the simplest of all 4702B applications. This circuit provides one of five possible bit rates as determined by the setting of the 5-position switch. The generated frequencies correspond to 110, 150, 300, 1200, and 2400 baud depending on the switch setting. For many low cost terminal applications, these five selectable bit rates are adequate. The 4702B is not only intended for single-channel but also for multichannel operation, as illustrated in the following applications.




#### Multichannel Bit-Rate Generation

Figure 3 illustrates a fully programmable 8-channel bit-rate generator system. Two 4 x 4 register file devices (9LS170) can be loaded with information (rate select codes from *Table 1*) relating to the desired frequency on a per-channel basis. For clarity, circuits for writing into the files are not shown.

The least significant Scan Counter outputs (Q<sub>0</sub>, Q<sub>1</sub>) control the Read Address of the 9LS170s while the most significant output (Q<sub>2</sub>) controls the Read Enable (RE) inputs. Thus, as the counter advances, file locations are read out sequentially. The Scan Counter outputs are also the Address inputs for the 93L34 addressable latch. The Bit Rate output (Z) of the 4702B is the Data input to the 93L34 while the Clock Output is the Enable input.

To understand the operation, consider the instant when the Scan Counter outputs become Zero ( $Q_0 - Q_2 = LOW$ ). The same clock that incremented this counter to Zero also clocked the counter output, corresponding to the selected frequency for channel 7 into the output flip-flop, and disabled the 93L34 latch via the Clock Output (CO), thus preventing any change in the latch outputs while the Scan Counter outputs and the Bit Rate output (Z) are changing.

During the second half of the clock cycle, when the Clock Output (CO) is LOW, the counter output representing the selected frequency for channel 7 is loaded into the 93L34 latch and is locked up on the Q0 output.




Rate Select inputs  $(S_0 - S_3)$  to select the appropriate internal frequency, so that during the next LOW-to-HIGH clock transition, the state of this internal signal is clocked into the output flip-flop. Thus, each channel is sequentially interrogated and the 93L34 latch is updated at least once during each half cycle of the highest output frequency (9600 baud).

By connecting the Scan Counter output Q<sub>2</sub> to the Multiplexed input (I<sub>M</sub>) a similar technique can be used to implement a system with a maximum output frequency of 19,200 baud, however, the number of channels must be limited to four. This ensures that the output will be interrogated and updated at least once during each half cycle of the highest output frequency (19,200 baud).

#### Jumper Programmable 8-Channel Bit-Rate Generator

In systems where channel-speed assignments remain relatively fixed, software-controlled channel assignment is not necessary or practical. It may be simpler to program with "jumpers" at appropriate places in the system. See *Figure 4*.



In the jumper programmable 8-channel bit-rate generator, the scan counter outputs  $(Q_0-Q_2)$  are fed as Address inputs to a 93L01 decoder and a 93L34 addressable latch. The decoder outputs drive the diode clusters which contain four diodes for each channel. All four diode cathodes in a cluster are connected together to a decoder output; the anodes of corresponding diodes in every cluster are connected together to the appropriate Rate Select inputs of the 4702B. Presence of a diode results in a LOW on the particular 4702B input; when a diode is absent, a HIGH results. As the scan counter advances, the decoder outputs activate the desired bit-rate code for that channel. The 93L34 synchronously demultiplexes the 4702B output (Z) and reconstructs the specified bit rates at its output.

#### 32 Times Frequency Bit Rates

The 4702B is designed to generate all the common communication bit rates at actual frequencies of 16 times the selected bit rate. The 16 times frequency is sufficient to operate UARTs. However, some recent LSI devices intended as UART replacements require 32 times frequency on their clock inputs. This note describes an elegant scheme to achieve this without a corresponding increase of the crystal frequency.


Figure 5 illustrates a fully programmable 8-channel system. Two 9LS170 devices are used to store the channel frequency selection information. These devices can be loaded with information on a per channel basis. For clarity, circuitry for writing into these devices is not drawn. The least significant SCAN counter outputs ( $Q_0$  and  $Q_1$ ) of the 4702B are used as the read address inputs of the 9LS170s. The most significant bit ( $Q_2$ ) is used to control the read enable (RE) inputs of the 9LS170s. The  $Q_0$  —  $Q_2$  outputs of the 4702B are also the inputs to a 9LS138 decoder. The clock output (CO) of the 4702B is used to control one enable input ( $\overline{E_1}$ ) of the 9LS138. The CO output is also the clock input (CP) for the 9LS164 shift register. The Z output of the 4702B is the data input (A) to the 9LS164. The Z output of the 4702B is also tied into an exclusive NOR gate (4077B) as one input. The second input to the exclusive NOR gate is the  $Q_7$  output of the 9LS164. The output of the exclusive NOR gate controls the second enable input ( $\overline{E_2}$ ) of the 9LS138. The outputs ( $\overline{Q_0}$  —  $\overline{Q_7}$ ) of the 9LS138 are the desired output clock signals.

To understand the operation of this circuit, consider the LOW-to-HIGH transition of the CO output of the 4702B when the SCAN counter outputs change from "7" (HHH) to "0" (LLL). From this transition to the next LOW-to-HIGH transition of the CO, the Z output of the 4702B reflects the state of the channel 7 counter output. The  $Q_0 - Q_2$  outputs of the 4702B are LOW and hence information for channel 0 will be available on the 9LS170 outputs. The So - S3 inputs of the 4702B are connected to the 9LS170 outputs. On the LOW-to-HIGH transition of the CO output channel 0 counter will be clocked to the Z output. This transition also clocks the 9LS164. The SCAN counter also increments on this transition and will point to channel 1. As the clocking continues, 9LS170 locations will be read out sequentially and information will be shifted into the 9LS164. After eight clock transitions the previous channel 7 output will be at the Q7 output of the 9LS164, and the current channel 7 output will be on the Z output of the 4702B. The output of the exclusive NOR gate will be LOW if the inputs differ; i.e. whenever the channel 7 output is to make a transition the output of the exclusive NOR gate will be LOW. The CO output is connected to the E2 input of the 93LS138 and during the negative half cycle of the clock the O0 output of the 9LS138 will be LOW. The 4702B internal counters generate 16 times the selected bit rate. The exclusive NOR gate is generating a signal whenever the selected counter is making a transition. This scheme will result in 32 times the selected bit rate. As the clocking continues each channel is serially appearing on the Q7 output of the 9LS164 and will be compared with the corresponding current channel output. The 9LS138 will then represent the appropriate frequency at its output as shown in Figure 5.


#### Clock Expansion

The basic 4702B can be expanded to a maximum of eight channels. In applications where more than eight channels are needed, the 4702B must be duplicated. The device is designed with a clock-expansion feature; therefore only one crystal is required to operate all the channels.

The most economical expansion scheme provides one 4702B with a crystal and all other devices derive their timing from this master. The device wiring is such that the External Clock Enable input and  $I_X$  input of all but the master device feeds into the External Clock input of all the other devices. The Clock output of each device is connected to its associated 93L34 Enable input as before. An alternative scheme is shown in Figure 6.



The advantage of this scheme is that it can be conveniently used to implement the software external clock feature mentioned previously. Imagine that the External Clock Enable (ECP) inputs of all the 4702B's in the system are controlled by the output of a flip-flop (mode) and the External Clock inputs (CP) of all the devices are tied together and software driven, possibly by operating another flip-flop. During normal operation, the mode control is HIGH, thus selecting the crystal oscillator for timing. Also, the external Clock input of each device is held LOW. When the External Clock Enable goes LOW, in preparation for the diagnostic mode, all devices receive their timing from the External Clock input. When this input goes HIGH for the first time, all devices generate an internal Master Reset signal clearing their counter chains. The next HIGH-to-LOW transition sets the internal control flip-flop and thus terminates the Reset; all counters are free to start counting in response to the External Clock signal.



### USING THE 4703B FIFO

The First-In First-Out (FIFO) memory is read/write memory which automatically stacks the words in the same order as they were entered and makes them available at the output in the same sequence, thus its name first-in first-out.

#### Description

The 4703B FIFO is a 16 x 4 parallel/serial memory consisting of the following (Figure 1).

- An input register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- A 4-bit wide, 14-word deep fall-through stack with self-contained control logic.
- An output register with parallel and serial data outputs, control inputs and outputs for output handshaking and expansion.

Parallel data is entered into the input register by using D<sub>0</sub> through D<sub>3</sub> as data inputs and Parallel Load (PL) as the strobe. A HIGH at the PL input operates the direct set and clear inputs of the input-register flip-flops. The quiescent state of the PL input is LOW.

To enter data serially,  $D_S$  is used as the data input and  $\overline{\text{CPSI}}$  as the clock. The input register responds to the HIGH-to-LOW clock transition and the quiescent state of the CPSI input is LOW. For the CPSI to effect shifting, the Input Expand Serial ( $\overline{\text{IES}}$ ) input must be LOW.

Whenever the input register receives four data bits whether by serial or parallel entry, the status output signal, Input Register Full (IRF), goes LOW. If the Transfer to Stack (TTS) input is activated with a LOW pulse, data from the input register is transferred into the first stack location (provided it is empty). As soon as data is transferred, the control logic attempts to initialize the input register so that it can accept another word; however, the initialization is postponed until the PL input is LOW. The device is designed so that the IRF output can be connected to the TTS input. Thus, when a data word is received by the input register, it automatically enters the stack and falls through toward the output, pausing only as needed for an "empty" location.


Normally, the Output Register Empty  $(\overline{ORE})$  is LOW, indicating that the output register does not contain valid data. As soon as a data word arrives in the register, the  $\overline{ORE}$  output goes HIGH, indicating the presence of valid data. If the Output Enable  $(\overline{EO})$  input is LOW, the 3-state buffers are enabled and data is available on the O0 through O3 outputs.

Data can be extracted either serially or in parallel. The QS is used for serial data output and CPSO for the clock input. The QS output is also available through a 3-state buffer; however its enabling is controlled internally. Output register shifting occurs on the HIGH-to-LOW transition of the CPSO whose quiescent state is LOW. As soon as the last data bit is shifted out, the ORE output goes LOW, indicating that the output register is empty.

The quiescent state of the TOS input is LOW. A HIGH-to-LOW transition on this input causes new data to be loaded from the stack into the output register (provided data is available). The ORE output can be connected to the TOS input so that as soon as the last bit is shifted out, new data is automatically demanded.

The quiescent state of the TOP input is HIGH and a LOW-to-HIGH transition causes new data to be loaded into the output register. Moreover, a HIGH level on the TOP input causes the  $\overline{ORE}$ , to go LOW. The TOP input can be connected to the  $\overline{EO}$  input so that the output data can be enabled when  $\overline{EO}$  is LOW. When the output is disabled, new data is automatically demanded. It should be noted that the  $\overline{TOS}$  input does not affect the  $\overline{ORE}$  output.

The FIFO is initialized by a LOW signal on the Master Reset ( $\overline{\text{MR}}$ ). This causes the status outputs,  $\overline{\text{IRF}}$  and  $\overline{\text{ORE}}$ , to assume an empty state; i.e.,  $\overline{\text{IRF}}$  is then HIGH and  $\overline{\text{ORE}}$  LOW. It is important to remember that the  $\overline{\text{MR}}$  does not clear all the data flip-flops; it only initializes the control. Specifically, the O<sub>0</sub> – O<sub>3</sub> outputs are not affected by the Master Reset.



D <sub>0</sub> - D <sub>3</sub>	Parallel Data Inputs
DS	Serial Data Input
PL	Parallel Load Input
CPSI	Serial Input Clock Input (HIGH-toLOW Triggered)
CPSO	Serial Output Clock Input (HIGH-to-LOW Triggered)
IES	Serial Input Enable (Active LOW)
TTS	Transfer to Stack Input (Active LOW)
TOS	Transfer Out Serial Input (Active LOW)
TOP	Transfer Out Parallel Input
ŌES	Serial Output Enable Input (Active LOW)
EO	Output Enable Input (Active LOW)
MR	Master Reset Input (Active LOW)
ĪRĒ	Input Register Full Output (Active LOW)
ORE	Output Register Empty Output (Active LOW)
00 - 03	Parallel Data Outputs
QS	Serial Data Output


Fig. 1. 4703B Block Diagram

#### Expansion

The 4703B can be vertically expanded to store more words or horizontally expanded to store longer words (in multiples of four bits) without external logic. Also, the expansion scheme fully preserves the parallel/serial data features. To illustrate the expansion connections, a FIFO array consisting of eight devices is shown in *Figure 2*. If there are m devices in a row and n rows, the array provides (15n + 1) words of storage with 4m bits in each word. The reduction in storage to (15n + 1) words instead of 16n is quite common in such expansion (see explanation at end of this section). Data is entered into devices 1 through 4 and extracted from devices 5 through 8.

The DS inputs of the first four devices are bussed together and serial data is entered on this line. The CPSI inputs are also connected together for clocking the serial data. The IES input of device 1 is connected to ground, while the IES inputs of devices 2, 3 and 4 are each connected to the IRF output of the preceding device. The IRF output of device 4 feeds into the TTS inputs of all four devices.

After initialization by a LOW level on the  $\overline{\text{MR}}$  input, the  $\overline{\text{IRF}}$  outputs of all four devices are HIGH. Under these conditions, only device 1 responds to the  $\overline{\text{CPSI}}$  because its  $\overline{\text{IES}}$  input is LOW. The first four clock pulses shift four data bits into the device 1 input register; its  $\overline{\text{IRF}}$  output then becomes LOW. The first data bit is located in a flip-flip corresponding to the D0 input of device 1. Control logic inhibits the  $\overline{\text{CPSI}}$  from further affecting this device.




Because the IES input of device 2 is now LOW, the clock starts shifting data into the input register of device 2. On the eighth clock pulse, the IRF output of device 2 goes LOW and disables shifting of device 2. This process continues on devices 3 and 4. Therefore, on the 16th clock pulse, the IRF output of device 4 becomes LOW and activates the TTS inputs of all devices. The stack control logic in each device responds by transferring data into each stack from the respective input register, and the input registers are initialized. Thus the IRF outputs of all devices become HIGH once again. An automatic priority scheme assures that if the IRF output of device 4 is HIGH, the input registers of all four devices have been initialized. The timing diagram for 16 bits of serial entry into the array is shown in Figure 3.

Parallel entry into the array is made with a HIGH level on the PL inputs. The same conditions prevail in the input section that exist after the 16th clock pulse in the serial entry mode. The stack controls do not initialize the input registers until the PL inputs are LOW to assure proper device operation.

Data loaded into the stacks eventually arrives at the output registers of the first four devices. Normally, the  $\overline{ORE}$  outputs are LOW due to initialization; however, as soon as data is loaded into each output register, the  $\overline{ORE}$  goes HIGH. An automatic priority scheme, similar to the one for data entry, also exists at the output. Thus a HIGH level on the  $\overline{ORE}$  output of device 4 guarantees that valid data is present in all the output registers.

The  $\overline{\text{ORE}}$  output of device 4 is connected to the PL inputs of devices 5 through 8, as well as to the  $\overline{\text{TOS}}$  inputs of the first four devices. It should be noted that if serial extraction from the output is not desired, the  $\overline{\text{TOS}}$  inputs can be connected to ground instead. The  $\overline{\text{EO}}$  inputs of the first four devices are connected to ground; thus the contents of an output register are available on the appropriate outputs.

The HIGH level on the  $\overline{\text{ORE}}$  outputs of device 4 activates the PL inputs of devices 5-8, thus forcing the data outputs from each device in the first row into the input register of the corresponding device in the second row. The  $\overline{\text{IRF}}$  output of device 8 is connected to the  $\overline{\text{TOP}}$  inputs of devices 1-4 and to the  $\overline{\text{TTS}}$  inputs of devices 5-8. Because the PL inputs are HIGH, the  $\overline{\text{IRF}}$  outputs of devices 5-8 are LOW, therefore establishing a LOW on the  $\overline{\text{TOP}}$  inputs of devices 1-4. This causes the  $\overline{\text{ORE}}$  of devices 1-4 to



devices 5-8 initialize their respective registers and the  $\overline{\text{IRF}}$  outputs go HIGH. An automatic priority scheme is also present at the inputs of devices 5-8. The HIGH on the  $\overline{\text{IRF}}$  output of device 8 restores the TOP inputs of devices 1-4 to the quiescent state.

If the stacks of devices 5-8 are full, activating the  $\overline{\text{TTS}}$  inputs by the LOW  $\overline{\text{IRF}}$  output of device 8 would not initiate a data transfer from the input registers. The  $\overline{\text{IRF}}$  output of device 8 would remain LOW until the data can be successfully transferred into the stacks. Thus, as long as devices 5-8 are holding 16 words, the  $\overline{\text{IRF}}$  output of device 8 remains LOW. This also holds the TOP inputs of devices 1-4 LOW. As long as they remain LOW, data cannot be loaded into the output registers from the stacks because a LOW-to-HIGH transition at the TOP inputs is needed to demand new data. Under these circumstances, devices 1-4 temporarily lose the ability to use their output registers and hence can hold only 15 words. As a result, the two rows have a storage capacity of 31 words instead of 32; and, for the general case, the storage capacity of an n-row array is (15n+1) instead of 16n.

The data loaded into the stacks eventually arrives at the output registers of devices 5-8, at which time the  $\overline{ORE}$  outputs go HIGH from the LOW state originally initialized by the  $\overline{MR}$  input. The automatic priority scheme is still in effect, and the data from the output can be extracted either in serial or parallel format.

The QS outputs of devices 5-8, each available through a 3-state buffer, are connected together and the serial data output from the array appears on this line. The  $\overline{\text{CPSO}}$  inputs are also connected together and the line driven by the output clock. When there is no valid data in the output register, QS is disabled and is therefore in a high impedance state.

The  $\overline{\text{OES}}$  input of device 5 is connected to ground and device 6, 7 and 8 each receive its  $\overline{\text{OES}}$  input from the preceding device. As soon as data arrives in the output registers of devices 5-8, the  $\overline{\text{ORE}}$  outputs go HIGH and the 3-state buffer of device 5 is enabled so that its QS output becomes identical to its Q0 output. The QS outputs of devices 5-8 are in a high impedance state. The clock on the  $\overline{\text{CPSO}}$  input shifts the device 5 output register and data is shifted out in the same bit order as entered at the array input. After the fourth clock pulse, the  $\overline{\text{ORE}}$  output of device 5 goes LOW and its QS output is disabled into the high impedance state.


The  $\overline{ORE}$  output of device 5 establishes a LOW on the  $\overline{OES}$  input of device 6. This enables its QS output buffer and a signal, corresponding to that of the Q0 output, appears on the serial output line. Device 6 now responds to the clock inputs and, after shifting the data out, its QS output goes into a high impedance mode. The LOW on the  $\overline{ORE}$  output of device 6 enables device 7. This process continues until the last data bit has been shifted out of device 8, at which time its  $\overline{ORE}$  output goes LOW. This activates the  $\overline{TOS}$  inputs of devices 5 - 8 and new data can then be loaded from the stack when available. The timing diagram for 16 bits of serial data extraction is shown in Figure 4.

Data can be extracted from the array in parallel by activating the TOP inputs of devices 5-8 LOW. New data is loaded into the output registers on the LOW-to-HIGH transition of this input. The TOP and  $\overline{\text{EO}}$  inputs can be connected together so that data can be automatically extracted.

#### **Automatic Priority Scheme**

Most conventional FIFO designs provide status signals analogous to the  $\overline{\text{IRF}}$  and  $\overline{\text{ORE}}$  outputs. However, when these devices are operated in arrays, unit-to-unit delay variations require external gating to avoid transient false-status indications. This is commonly referred to as composite-status signal generation. The design of the 4703B FIFO eliminates this problem. An automatic priority feature is built in to assure that a slow device will automatically predominate, irrespective of location in the array.

In Figure 3, devices 1 and 5 are defined as "row masters". Devices 2, 3 and 4 are "slaves" to device 1 while devices 6, 7 and 8 are slaves to device 5. The row master is established by sensing the  $\overline{\text{IES}}$  input during the period when the  $\overline{\text{MR}}$  input is LOW. Because of the initialization, the  $\overline{\text{IRF}}$  outputs of all devices are HIGH for a short time after the HIGH-to-LOW transition of the  $\overline{\text{MR}}$  input. Thus  $\overline{\text{IES}}$  inputs of all devices except 1 and 5 are HIGH. This condition is sensed by the device logic to establish the row mastership.



All devices in any given row transfer data from their input registers into the corresponding stacks simultaneously. However, no slave can initialize its input register until its IES input goes HIGH. Thus initialization starts with the row master and eventually ends at the last slave in the row.

A similar situation occurs at the output registers of all devices in a row. They are loaded simultaneously from corresponding stacks; however, the  $\overline{ORE}$  ouput of a slave cannot go HIGH until its  $\overline{OES}$  input is HIGH. Thus the row master is the first to indicate a HIGH on its  $\overline{ORE}$  and eventually the slaves will follow. It should be pointed out that this automatic priority scheme reduces the maximum operation speed of the array. If speed is essential, the master-slave hierarchy can be replaced by the traditional composite-status signal-generation scheme, which requires external gating.

#### Other Expansion Schemes

The expansion scheme illustrated in *Figure 3* is quite simple and straightforward. It does not require any external support logic to achieve the desired expansion and retains all the serial/parallel features. However, these advantages are not without sacrifice—one storage location is eliminated at the interface between rows—and the n-row array has a storage capacity of 15n + 1 instead of 16n words. Moreover, the automatic priority scheme results in a ripple action from row master to the last slave in that row for the status signaling. This reduces the maximum operation frequency of an array and the inherent speed of the individual devices is not fully utilized.

The 4703B FIFO, because of its versatility, can be used to overcome both above disadvantages with minimum external logic. A vertically expended array, consisting of three FIFOs, yields 16n words of storage for an n-row array (*Figure 5*). After initialization by a LOW level on the  $\overline{\rm MR}$  inputs, the  $\overline{\rm IRF}$  outputs of all three devices are HIGH and the  $\overline{\rm ORE}$  outputs LOW. The AND gates (4081B) at the row interface are thus disabled. The PL inputs of devices 2 and 3 are LOW. Now, if the input register of device 1 receives four bits of data, then  $\overline{\rm IRF}$  output goes LOW. This activates the  $\overline{\rm TTS}$  input and the data falls through into the output register of device 1 and the  $\overline{\rm ORE}$  output becomes HIGH. Since the  $\overline{\rm IRF}$  output of device 2 is HIGH from initialization, the AND gate between devices 1 and 2 is enabled and the PL input of device 2 becomes HIGH. Data from device 1 is loaded into the input register of device 2 causing the  $\overline{\rm IRF}$  output of device 2




Fig. 5. Expansion without Sacrificing a Storage Location at the Interface

to go LOW. Moreover, a HIGH level on the PL input of device 2 results in a LOW level on the TOP input of device 1. As a result, the ORE output of device 1 also becomes LOW. Either way, the AND gate is disabled and the PL input of device 2 goes LOW and the TOP input of device 1 becomes HIGH.

The LOW level on the IRF output of device 2 activates its TTS input and initiates a fall-through action; the data appears at the output register. Because the TOP input of device 1 is HIGH, new data arrives at the device 2 output register. When data appears at the output of device 2, the AND gate at the interface of devices 2 and 3 is enabled. By a similar action described above, device 3 takes the data word into its input register and passes it on to the output. Thus, if 16 words are loaded at the input to the array, the 1st word is located in the output and the 16th word is in the input register of device 3. Device 3 is full now and its IRF output remains LOW until data is extracted. This LOW level disables the AND gate between devices 2 and 3 and hence any arrival of new data into the output register of device 2 does not activate the PL input of device 3. As new data is received, it is arranged in devices 1 and 2 so that the 17th data word falls into the device 2 output register and the 48th word remains in the input register of device 1. Forty-eight data words fill all devices in the array. Under these conditions, the status output is as follows: the IRF outputs of devices 1, 2 and 3 are LOW and the ORE outputs of devices 1, 2 and 3 HIGH.

The data extraction takes place when the TOP input of device 3 is activated; normally it is HIGH. To extract data, TOP is made LOW and then HIGH. When the TOP input is LOW, the ORE of device 3 goes LOW. When TOP is returned HIGH, data is demanded from the stack.


The internal control in device 3 loads the second data word into the output register and the  $\overline{\text{ORE}}$  goes HIGH. The internal control also initiates a fall-through action in device 3. Thus, the 16th data word that was located in the input register is transferred into the device 3 stack and the input register is initialized. Thus, the  $\overline{\text{IRF}}$  output of device 3 becomes HIGH.

The 17th data word is located in the output register of device 2, hence the  $\overline{\text{ORE}}$  output is HIGH. When the  $\overline{\text{IRF}}$  output of device 3 becomes HIGH, the AND gate at the interface causes the PL input of device 3 to go HIGH and the TOP input of device 2 LOW. The 17th data word then goes into the input register of device 3. The internal control of device 2 initiates fall-through action so that the 18th word falls into the output and the 32nd word is transferred into the stack. This results in a HIGH at the  $\overline{\text{IRF}}$  output of device 2. Similar action takes place between devices 1 and 2 with the net result that all data has fallen one location creating a vacancy in the input register of device 1. It is now clear that this FIFO array has a 48-word capacity without affecting the serial/parallel data feature at the input or the output. It can then be concluded that if an array of n rows is constructed using the proposed scheme, the effective storage capacity of the FIFO is 16n words.

The array of Figure 6 has all the features and yet operates at a higher speed than the array shown in Figure 2. Whenever the IRF output of device 1 is HIGH, the IES inputs of devices 2, 3 and 4 are also HIGH. Therefore, when the array is initialized by a LOW level on the MR inputs, device 1 is the row master and devices 2, 3 and 4 are the slaves. In the second row of devices, the IRFs and IESs are interconnected so that device 5 is also a row master and devices 6, 7 and 8 are slaves.

When serial data is entered into the array, device 1 receives the first four bits of data. Devices 2, 3 and 4 do not respond to the clock since all three IES inputs are HIGH. After the 4th bit, the IRF output of device 1 is LOW. This disables device 1 from responding to the clock and enables device 1 so that the next four bits are entered into device 2. Devices 3 and 4 remain disabled by a HIGH level on the IES inputs. After the 8th bit, the IRF of device 2 becomes LOW, thus disabling device 2 and enabling device 3. After the 12th bit, the IRF output of device 3 is LOW and thus device 4 is enabled. After the 16th bit, the IRF output of device 4 is LOW. So far, the serial data entry into this array is identical to that for the array in Figure 2.

The LOW level on the IRF output of device 4 activates the TTS inputs of all 4 devices, causing the transfer of data into the stacks. Although all devices transfer data into the stack simultaneously, device 1 (row master) is the first to initialize its input register. Since devices 2, 3 and 4 are slaves, they need a HIGH on their IES inputs for input-register initialization. As soon as the IRF output of device 1 goes HIGH due to initialization, the IES inputs of devices 2, 3 and 4 become HIGH and their input registers are initialized simultaneously. This is in contrast to Figure 2 where device 3 has to wait for device 2 to initialize, etc. The ripple action of input initialization has been overcome by simple gating. The IRF outputs of devices 1,



Faster Operation Defeated for 9 Fig.

2, 3 and 4 are fed into 4-input AND gates (4082B) to generate the composite input status. To obtain an indication that the input register of the array is empty, the input register of each device in the first row should be empty.

The ORE and OES interconnections for the second row are essentially similar to the input section. This gating at the output section eliminates the rippling effect of the output status indication. If the gating arrangement used in *Figure 5* is incorporated into the array of *Figure 6*, the result is a 32 word x 16-bit FIFO network.

As shown in *Figure 8*, higher FIFO speeds may also be attained by adding one 4518B and implementing a multiplexed expansion scheme. *Figure 7* shows the conventional horizontally expanded 8-bit array with 16 words of storage.

Serial data is entered using the DS as the data input and  $\overline{\text{CPSI}}$  as the clock input. Shifting takes place on the HIGH-to-LOW transition of the  $\overline{\text{CPSI}}$  input. When the first four bits of data are entered into device 1, its  $\overline{\text{IRF}}$  output goes LOW indicating that its input register is full. The LOW on the  $\overline{\text{IRF}}$  output of device 1 enables device 2 and disables device 1. Device 2 will shift the next four data bits into its input register. When the input register of device 2 is full, its  $\overline{\text{IRF}}$  output goes LOW. The LOW on the  $\overline{\text{IRF}}$  output of device 2 activates the  $\overline{\text{TTS}}$  inputs of both devices. Thus, data from the input registers of both devices is loaded into their respective stacks simultaneously. The control logic in each device then initializes its input register in preparation to accept more incoming data.

In Figure 7, device 1 is called the row master and is privileged to initialize its input register first. This results in a HIGH on its  $\overline{IRF}$  output. Device 2 (slave) senses this and allows its  $\overline{IRF}$  to go HIGH. This master/slave scheme is built into the 4703B so that device to device speed variations do not cause transient false status indications. However, this is effectively a ripple action and limits the ultimate operating speed of the array. A multiplexing scheme is proposed that achieves much higher operating speeds.





Figure 8 shows another 8-bit network incorporating one 4518B counter. The  $Q_3$  output of the input counter controls the  $\overline{\text{IES}}$  inputs of the FIFO's. When the array is reset by a LOW pulse on the Master Reset input ( $\overline{\text{MR}}$ ), the  $\overline{\text{IES}}$  input of device 1 is LOW and that of device 2 is HIGH. This establishes device 1 as the master and device 2 as the slave. The first four bits of data are entered into device 1. On the fourth HIGH-to-LOW transition of the clock, the  $Q_3$  output of the counter changes. The  $\overline{\text{IES}}$  input of device 1 goes HIGH and disables its input register from shifting. The  $\overline{\text{IES}}$  input of device 2 goes LOW and enables its input register to shift allowing the next four data bits to be shifted into device 2. While shifting into device 2 is occurring, the  $\overline{\text{IRF}}$  output of device 1 will become LOW some propagation delay after the fourth clock transition. The  $\overline{\text{ITS}}$  input of device 1 is activated. This causes the data to fall through into the stack. Device 1, being the row master, will initialize its input register. On the eighth clock transition the  $Q_3$  output of the counter changes again. The  $\overline{\text{IES}}$  input of device 1 will be LOW and the  $\overline{\text{IES}}$  input of device 2 will be HIGH. While device 1 is receiving data, device 2 can transfer its data into the stack and intialize its input register.

A similar scheme is used at the output. The other half of a 4518B counter is used to control the  $\overline{\text{OES}}$  inputs. A HIGH-to-LOW transition of the  $\overline{\text{CPSO}}$  input shifts data out on the QS output. A connection between the  $\overline{\text{ORE}}$  output and the  $\overline{\text{TOS}}$  input provides automatic data extraction after shifting out four bits of data from a device.

Figure 9 illustrates another multiplexed expansion scheme using a 4027B Dual JK Flip-Flop. Referring back to Figure 7, the propagation delays are as follows:

- (a) T<sub>1</sub> is the delay from the HIGH-to-LOW transition of  $\overline{CPSI}$  to  $\overline{IRF}$  going LOW at device 2. Typical value is 81 nsec at V<sub>DD</sub> = 10 V.
- (b) T<sub>2</sub> is the delay from  $\overline{\text{TTS}}$  going LOW to  $\overline{\text{IRF}}$  going HIGH at device 1. Typical value is 131 nsec at  $V_{DD} = 10 \text{ V}$ .
- (c) T3 is the delay from IES going HIGH to IRF going HIGH at device 2. Typical value is 112 nsec at VDD = 10 V.



A new data word cannot begin shifting into device 1 until the  $\overline{\text{IRF}}$  output of device 2 is HIGH. Thus, the  $\overline{\text{CPSI}}$  clock period is T<sub>1</sub> + T<sub>2</sub> + T<sub>3</sub> or 324 nsec typical at V<sub>DD</sub> = 10 V.


Figure 9 shows another 8-bit network using multiplexed IES inputs. When the array is reset by a LOW pulse on the Master Peset input (MR), the IES input of device 1 is LOW and the IES input of device 2 is HIGH. This es evice 1 as the row master and device 2 as the slave. The first HIGH-to-LOW CPSI transition shifts the first data bit into device 1. This transition complements the flip-flop also. The IES of device 1 goes HIGH and the IES of device 2 goes LOW. The second data bit will shift into device 2 and the flip-flop toggles again. The third data bit will shift into device 1 and so on. When the seventh data bit is shifted into device 1, its input register becomes full. The IRF output becomes LOW; thus, the TTS input of device 1 is activated. This causes the device 1 to transfer its data into its stack and initialize its input register. In the meantime device 2 can receive the eighth data bit. In Figure 9 the propagation delays are as follows:

- (a) T<sub>1</sub> is the delay from the HIGH-to-LOW CPSI transition to IRF going LOW at both devices 1 and 2. Typical value is 81 nsec at V<sub>DD</sub> = 10 V.
- (b) T2 is the delay from TTS going LOW to IRF going HIGH for both devices 1 and 2. Typical value is 131 nsec at VDD = 10 V.

The CPSI clock period in Figure 9 is then  $T_1 + T_2$  or 212 nsec typical at  $V_{DD} = 10 \text{ V}$ . This is a significant improvement over that calculated for Figure 7.

 $ilde{A}$  similar flip-flop scheme is used at the output to control the  $\overline{OES}$  inputs. The HIGH-to-LOW transition of the  $\overline{CPSO}$  shifts out the data on the  $Oeta_S$  output. Note that serial data bits come out in the same order as they are entered at the input. The connection between the  $\overline{ORE}$  and  $\overline{TOS}$  of the devices is to accomplish automatic data extraction after shifting their four bits of data.

It should be noted that if any attempt is made to clock data at the input when both  $\overline{IRF}$  outputs are LOW, a data overrun condition exists. A LOW on the  $\overline{IRF}$  input indicates that the input register is full. Similarly, if the  $\overline{ORE}$  outputs are LOW and an attempt is made to shift out data, then an overrun condition exists, also. A LOW on the  $\overline{ORE}$  indicates that no valid information is present in the output register.



# MICROPROGRAMMING WITH PROCESSOR ORIENTED MACROLOGIC


## Microprogram Execution Modes


Any microprogrammed system, in effect, consists of two major elements—a controller and controllee (data path). The data path usually consists of ALUs, general registers, stacks etc., and can readily be implemented with Macrologic devices (ALRS, DPS etc.). The controller for operating the data path can be designed to perform in either pipeline or non-pipeline mode. The non-pipeline controller is simply a 4708B and a control store that usually consists of a PROM (ROM) or RAM (Figure 1). In a pipeline system, an edge-triggered microinstruction register is needed in addition to the memory and the 4708B (Figure 2).

In a non-pipeline system, a microinstruction is read from the control store and executed in the same clock cycle. No attempt is made to read the control store for the next microinstruction until the execution of the current instruction is complete.

Most microprogrammed systems are designed as synchronous machines. The actual data-path logic dictates the maximum frequency at which the data path will operate properly. However, a non-pipeline system cannot be run at this speed because of the overhead imposed by the controller. Reading a microinstruction involves setting up the address and accessing the memory. Because of the synchronous nature of the system, setting up the address is in sympathy with the clock. The sum of the 4708B propagation delay (CP to Address outputs) and the read access time of the memory should be added to the allowable clock cycle time of the data path to arrive at the actual system speed. The overhead imposed by the microprogram controller could be a significant percentage of the data-path speed. This is an inefficient use of the data-path resources. Also, the total system may not have the desired operating speed. However, the pipeline mode can overcome this disadvantage.

In a pipeline system, reading the next microinstruction overlaps the execution of the current instruction. This requires holding the current microinstructon in a microinstruction register as shown in *Figure 2*. If the sum of 4708B propagation delay (Instruction input to Address output in pipeline mode), the read access time of the memory, set-up and propagation-delay times of the microinstruction register is less than the intrinsic data-path clock period, then a full overlap can be achieved and the actual system speed is not affected by the controller overhead. Otherwise, the system speed is determined by propagation, set-up and access times of the controller alone. In practice, pipeline systems achieve much higher operating speeds than non-pipeline systems.






In many instances, a microprogram written for non-pipeline system cannot be executed in pipeline mode. However, 4708B architecture is designed so that the same microprogram can be executed in pipeline or non-pipeline mode without any modification. This feature gives the user a distinct advantage since he can design his high end product with pipeline execution and lower end product with non-pipeline. No microprogram changes are required thus significant cost advantages can be realized.

## Initializing The Microprogram

In microprogrammed systems, the current control-memory address identifies the current control state, while the contents of the addressed location, i.e. microinstruction, provides the information required to establish proper control-signal combinations for the data path and to choose the next address. A microprogrammed system is inherently a sequential machine and initialization of the controller is necessary for proper system operation.

Initialization of the non-pipeline systems is rather straightforward. Whenever the 4708B  $\overline{\text{MR}}$  input is LOW, the program counter (PC) is cleared and hence all the Address outputs of the 4708B will be LOW. This address then defines the starting location for the microprogram execution. The PC is held clear as long as the  $\overline{\text{MR}}$  input is LOW. A simple initialization scheme is shown in *Figure 3*. The flip-flop is held clear by a low-level Reset input. The Q output of this flip-flop is connected to the  $\overline{\text{MR}}$  input of the 4708B. As long as the reset signal is LOW, the Raw Clock signal is blocked by the OR gate, due to the HIGH level from the  $\overline{\text{Q}}$  output, thus the System Clock output will be HIGH. When the Reset input goes HIGH, the following LOW-to-HIGH transition of the Raw Clock sets the flip-flop. The OR gate passes the Raw Clock input as the System Clock which then can be used to drive the data path and the CP input of the 4708B.

In a pipeline system, merely addressing the starting location is not enough. The first microinstruction must be loaded into the microinstruction register to prime the pipe. The Raw Clock can be used for this purpose—a LOW-to-HIGH transition loads the microinstruction register. As before, the System Clock operates on the data path and the 4708B.




## Sharing The Control Fields For Next Address

A straightforward microinstruction consists of fields for specifying data-path control and an explicit specification of the next address. An explicit next-address specification is mandatory in many microprogram sequencer architectures. However, in the 4708B, a Fetch instruction is provided to facilitate writing a microprogram where a large number of instructions fit naturally into sequential memory locations. The next address for a Fetch instruction need not be explicit; it is always implied to be PC + 1. In general, the total number of bits required for the data-path control (total control-field width) is more than the number of bits needed to explicitly specify the next address. Thus, if there is an easy way to use the control fields, or part of them, to specify the address, significant reduction of the microinstruction width can be achieved. The Inhibit output of the 4708B is provided to facilitate sharing of microinstruction fields.

There are two 4708B instructions that do not require next-address specification, FTCH and RTS. The remaining 14 instructions fall into a branch class requiring an external next address. The Inhibit output is LOW for FTCH and RTS only and HIGH for all other instructions. Thus, if the system clock can be inhibited from operating the data path whenever the Inhibit output is HIGH, then the microinstruction field that normally operates on the data path can be fed into the 4708B as the next address. Inhibiting the data path operation is extremely simple with the Macrologic processor elements. In some Macrologic systems, the devices are connected as a bussed system; an example is shown in *Figure 4*. Although the 4705B and 4706B devices derive their instructions from the same microinstruction field, either the 4705B or the 4706B can be individually selected to respond to an instruction by controlling the  $\overline{EX}$  inputs. Macrologic systems can employ an encoded field in the microinstruction, called destination field, for this purpose. A decoder is commonly used to drive the individual  $\overline{EX}$  inputs. Now, if the Inhibit output of the 4708B is connected to the Enable input of the decoder, all  $\overline{EX}$  inputs are HIGH for branch-class instructions. Thus clocking would not affect the devices. This technique of sharing fields is beneficial only if a large percentage of the operations is from sequential memory locations with an occasional random branch. If a microprogram has many branch instructions, the extra clock cycle needed for branch operation may affect the system speed.


## Handling The Test Inputs

In microprogrammed systems, it is often necessary to test the status of external conditions. Often, these inputs are derived from the ALU of the data path as condition codes. For example, the ALRS (4705B) provides four status signals—Carry  $(\overline{W})$ , Negative  $(\overline{X})$ , Overflow  $(\overline{Y})$ , and Zero (Z). These signals can be connected to the  $T_0-T_3$  inputs of 4708B so that a LOW-to-HIGH transistion of the STRB will load them



into the 4-bit test register. Although the STRB and CP inputs of the 4708B can be connected together, in most systems, the STRB input is derived from the system clock by appropriate gating. This is done so that the test register is only affected during those microinstructions that involve an ALU operation. *Figure 5* illustrates test-input handling. In both modes of operation, the ALRS status can be stored in the 4708B during a microcycle and tested during subsequent microcycles using appropriate conditional branch instructions.

It should be noted that the 4705B provides the status signals towards the end of the microcycle and the system clock should be chosen so that the 4708B set up (test-to-strobe) time is satisfied. In *Figure 5* gating the system clock with  $\overline{\text{EX}}$  inputs of the 4705B assures that the test register operates only for those microcycles that affect the 4705B.



# **Expanding The Multiway Inputs**

Three 4708B inputs participate in multiway branch operation. This gives eight individual branch addresses depending on the bit pattern present on the  $MW_0-MW_2$  inputs during a BMW instruction. Although the 4708B provides only three inputs for this purpose, they can be readily expanded. For example, in *Figure 6*, the  $MW_0-MW_2$  are obtained from three 8-input multiplexers. During a BMW instruction, the 4708B ignores the  $BA_0-BA_2$  inputs; thus these three bits can be used to control the multiplexers and increase the Branch Multiway inputs.

## Using the VIA Outputs

Since a microinstruction contains information relating to the address of the next microinstruction, it would seem that the  $BA_0-BAg$  inputs of the 4708B are derived from the next address field. However, in most practical systems, the  $BA_0-BAg$  inputs must be obtained from other sources in addition to the next microinstruction address field.

For example, a system designed to emulate the instruction set of a target computer contains a "macro-instruction register" to hold the bit patterns corresponding to the target instruction that currently requires execution. There is a routine in the control store starting at a certain address which corresponds to the current macroinstruction. It is simple to connect an address mapper, consisting of PROMS or PLAs, to the macroinstruction register. The address inputs (input variables) are the outputs of the macroinstruction register and the mapper output is the starting address of the microsequence for the current target instruction. Thus, if the mapper output is used as another source of next address, a very fast macroinstruction decoding can be accomplished. This source selection could easily be accomplished by feeding the addresses from different sources into a 4-input multiplexer and using the VIA outputs of the 4708B to select the appropriate sets of inputs.




Fig. 6. Expanding Multiway Inputs

# A Microprogram Example

The simple microprogram example, shown in *Figure 7* and *Table 1*, is an assembly of a 7-bit word from a serial data stream (SER DATA) using the associated clock (SER CLK). *Figure 8* illustrates the assumed timing relationship between SER DATA and SER CLK signals. Consider an 8-bit wide data path using two 4705B and two 4704B devices as shown in *Figure 7a*. A 6-bit instruction bus is obtained (4705B field) by appropriate connections of the 4705B instruction inputs. These six bits are controlled by an appropriate field in the microinstruction, bit 4 through bit 9 of the control store (see Figure 7b). The 6-bit 4704B field is obtained by connecting I<sub>1</sub> through I<sub>4</sub> of 4704B devices and using I<sub>0</sub> of each device separately. These six bits are also controlled by an appropriate field in the microinstruction, bit 10 through bit 15 of the control store. In this illustration, the 4704B and 4705B control fields of the microinstruction are also used to provide the 10-bit branch address for the 4708B. The instruction inputs for the 4708B are provided by the appropriate microinstruction field, bit 0 through bit 3 of the control store.

ADDRESS	4708B FIELD				4705B FIELD			4704B FIELD								
(Octal)	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
10	FTCH		RO			LOAD		PLUS 1								
10	L	Н	L	L	L	L	L	L	Н	н	L	Н	Н	Н	L	Н
11	BMW		×	×		2X										
	Н	Н	L	L			L	L	L	L	L	Н	L	×	X	X
12		FT	СН			RO			LOAD			SHI	FT LEI	FT D-E	BUS	
	L	Н	L	L	L	L	L	L	Н	Н	Н	L	Н	L	L	L
13	BMW		×	×			14		ЗХ	307.				. 7		
	Н	Н	L	L		^	L	L	L	L	L	Н	Н	X	X	X
16	BTL <sub>1</sub>		X	X	16											
	Н	L	Н	Н			L	L	L	L	L	L	Н	Н	Н	L
15	BRVO			×	l x L	11										
	L	L	н	L			L	L.	L	L	L	L	Н	L	L	Н
16	RTS				RO EXCLUSIVE-OR			E-OR	BYTE SIGN MASK							
	L	L	L	L	L	L	L	Н	Н	L	L	Н	L	L	Н	L
20	BRVO		x	×					11							
	L	L	Н	L			L	L	L	L	L	L	Н	L	L	Н
21	21	BR	Vo		×	X	4.11				12			-		
	L	L	Н	L			L	L	L	L	L	L	Н	L	Н	L
30		BR	NO.		×	×			or the l		14					
	L	L	Н	L			L	L	L	L	L	L	Н	Н	L	L
31		BA	NO.		×	×					13					
	L	L	Н	L			L	L	L	L	L	L	Н	L	Н	Н


L = LOW Level

Table 1. Control Store Listing

H = HIGH Level

X = Don't Care









Fig. 7b. Microprogrammed Controller



The status outputs from the most significant 4705B,  $\overline{W}$ ,  $\overline{X}$ ,  $\overline{Y}$  and Z, are connected to the T<sub>0</sub> - T<sub>3</sub> inputs of the 4708B although only the  $\overline{X}$  output is used in this example. The  $\overline{EX}$  inputs of both 4705B's are connected to the INH output of the 4708B. The Clock signal operates the 4705B's and the 4708B. In addition, the Clock is gated with the INH output to operate the STRB input of the 4708B.

The SER CLK input is synchronized to the Clock input by using a synchronizing flip-flop with the Q output connected to the MW0 input of the 4708B while MW1 and MW2 inputs are grounded. The  $A_0 - A_0$  outputs of the 4708B are used to address the control store. The SER DATA is fed into the right shift input of the least significant 4704B.

The flow chart in *Figure 9* shows the sequence of operations assuming the sequence is a subroutine starting at location (10)8 in the control store. The program for implementing this flow chart is shown in *Table 1*. Note that register R<sub>0</sub>, the first of the eight general purpose registers of the 4705B, is used for the serial-to-parallel conversion. Thus bit 4 through bit 6 (address bits of the 4705B field) are L L L. To indicate that a load operation into R<sub>0</sub> is desired, bit 7 through bit 9 (4705B instruction field) are L H H.

Bit 10 through bit 15 of the microinstruction (4704B instruction field) is L H H H L H so that bit pattern 0 0 0 0 0 0 1 is present at the inputs of the 4705B. This becomes apparent when the 4704B truth table in the data sheet is consulted. (The 4705B treats a LOW level data input as logic "1".) Bit 0 through bit 3 (4708B instruction field) require the 4708B to perform a Fetch for the next instruction.

Location (11)g contains a Branch Multiway, BMW, instruction to determine whether or not the synchronization flip-flop is set. Bit 6 through bit 15 of the microinstruction is specified as L L L L H L X X X where X indicates "don't care". Thus, if the synchronization flip-flop is not set, the 4708B generates L L L L H L L L as the next address (20)g. At location (20)g, there is a Branch VIA, BRV0, to location (11)g instruction. Thus, the microprogram loops between location (11)g and (20)g testing for a HIGH on the SER CLK input. When the synchronization flip-flop is set, the BMW instruction at location (11)g results in (21)g as the next address instead of (20)g. Location (21)g contains the instruction "BRV0 to location (12)g".

The instruction in (12)8 shifts the contents of the 4705B to the left and loads the shifted value back into R<sub>0</sub>. Because the SER DATA input is connected to the shift input of the 4704B, the information present as the SER DATA input is loaded into R<sub>0</sub>. Thus after taking the first data bit, R<sub>0</sub> reads 0 0 0 0 0 0 1 B<sub>1</sub>,




Fig. 9. Sequence of Operation

where  $B_1$  is the first bit assembled. The instruction in location (12)8, specifies a Fetch for the 4708B, thus the INH output is LOW. This activates the  $\overline{EX}$  inputs of the 4705B's. Moreover, the LOW level also enables the gate; thus, the Clock activates the STRB input of the 4708B so that the 4705B status outputs can be loaded into the 4708B test register. As long as the result of an ALU operation is positive, i.e., most significant bit HIGH, the negative status ( $\overline{X}$  output of the 4705B) is HIGH.


Location (13)g contains BMW with (3X)g as the next address. Thus if MW0 input is HIGH, the next address is (31)g; if MW0 is LOW, the next address is (30)g. Location (30)g contains "BRV0 to location (13)g" and locations (13)g contains "BRV0 to (14)g". Thus, as long as SER CLK input is HIGH, the program loops between location (13)g and (31)g. When the synchronizing flip-flop is cleared, the program goes to location (14)g due to the instruction in location (30)g.

At location (14)8, the "Branch Test LOW, BTL1, to location (16)8" is used to determine when the T1 input of the 4708B is LOW. It will not be LOW until seven SER DATA bits have been shifted. Instead of branching to (16)8, the program goes to location (15)8, which contains "BRV0 to location (11)8". The program loops around until seven data bits have been shifted in. At this time, the 4705B has indicated a LOW on its X output and the BTL results in a branch to location (16)8.

At location (16)8, the 4704B provides 1 0 0 0 0 0 0 0 as a mask and an exculsive OR is performed in R<sub>0</sub> or the 4705B to eliminate the marker bit that was previously loaded into R<sub>0</sub>. R<sub>0</sub> then contains seven data bits assembled from the SER DATA bit stream. It has been assumed that this small program is a subroutine. Therefore, by specifying RTS to the 4708B in location (16)8, a return to the main program is effected.

## IMPELMENTING DATA PATHS WITH MACROLOGIC

Individual Macrologic data sheets indicate how each 4-bit slice may be expanded into arrays to handle larger work lengths; these different arrays (*Figure 10*) can be configured to develop the data paths. Since Macrologic elements are designed to be used in bus-organized systems, all devices are provided with 3-state data outputs and an Output Enable ( $\overline{\text{EO}}$ ) input to control them. Therefore, the data outputs from the arrays can be bussed together to obtain the output bus (*Figure 11*). With a LOW level on the appropriate  $\overline{\text{EO}}$  input, an array can be made to source data on to the output bus. For example, in *Figure 11*, a LOW on the  $\overline{\text{EO}}$ 1 input selects the ALRS array as the source. The data inputs can also be bussed together to obtain the input bus.



The Macrologic elements are provided with individual  $\overline{EX}$  inputs. A device does not respond to the clock unless its  $\overline{EX}$  input is LOW. Thus, the instruction inputs can be bussed together to obtain an instruction bus (*Figure 12*). The individual  $\overline{EX}$  inputs are used to control the array chosen to perform the current microinstruction, i.e., the destination. Thus, in *Figure 12*, a 6-bit field is sufficient for the instruction inputs.





Fig. 12. Bussing Macrologic Instruction Inputs



Experience indicates that data paths in microprogrammed systems are closed loop, therefore, a means should be provided for the output bus to communicate with the input bus. The Macrologic DPS element is ideally suited for this purpose (Figure 13) since it has two identical input ports. One port can be used to close the data-path loop while the other is used to introduce data from external sources into the data paths. The DPS is a combinatorial device and hence will always operate on the data; in many cases the operation may be just to pass the input to the output. Thus it will always require an instruction input and cannot be bussed with the instruction bus.

It can be concluded that the basic steps involved in data path configuation are, first, choose arrays of desired word lengths and desired functions, then arrange them into a bus organization similar to Figure 13.

# A SIMPLE PROCESSOR EXAMPLE

One of the many possible Macrologic applications is to implement emulators for existing instruction sets. These complex funtional LSIs offer improved cost and performance while retaining software compatibility with the target machine. A simple 16-bit processor is a good example to demonstrate the ease of use and versatility of Macrologic.

The 16-bit fixed word-length processor, with four accumulators ( $AC_0 - AC_3$ ) and 2s complement arithmetic, has a 16-word push/pop stack for subroutine nesting, as well as general use. The memory reference instruction format is shown in *Figure 14*. The 2-bit index field in the instruction specifies four addressing modes—base page, PC relative,  $AC_2$  and  $AC_3$  relative. For the base-page mode, the 8-bit displacement field of the instruction is taken as the absolute address i.e., first 256 memory locations. For the relative mode, the 8-bit displacement is treated as a signed number in 2s complement notation and added to the Program Counter (PC relative) or one of the specified accumulators ( $AC_2$  or  $AC_3$  relative). The result then is used as the effective address for the operand.

A data path suitable for this processor is shown in *Figure 15*. It consists of a 16-bit ALRS array, 16-bit P-Stack array and 16-bit DPS array. The ALRS and DPS can perform all the arithmetic logic operations needed. The P-Stack provides the required 16-level stack function. The ALRS has eight built-in accumulators but only four are needed for this processor. The P-Stack has the necessary features to implement the PC. However, if this feature is used, only 15 levels of nesting remain. This processor requires 16. Because the ALRS has four spare accumulators, one of these can be used as the PC, thus leaving three spares. Thus the PC feature of the P-Stack is not needed and therefore the address outputs are not used. The storage in the ALRS is allocated as follows: R<sub>0</sub> = AC<sub>0</sub>, R<sub>1</sub> = AC<sub>1</sub>, R<sub>2</sub> = AC<sub>2</sub>, R<sub>3</sub> = AC<sub>3</sub>, R<sub>4</sub> = PC, R<sub>5</sub> = TEMP 1, R<sub>6</sub> = TEMP 2 and R<sub>7</sub> = TEMP 3. An edge-triggered memory address register (MAR) on the output bus is provided. Data from the memory is introduced into the data path using one of the input ports of the DPS array. Data to the memory is obtained directly from the output bus. An edge-triggered instruction register (IR) is also provided to hold the OP code bits and index bits of the macroinstruction.





Figure 16 illustrates the microprogram control section for the data path. This control is centered around the 4708B sequencer operating in the pipeline mode. The INH output of the 4708B is used to share the control fields. Thus, the source, destination, and ALRS/P-stack control fields provide the 10-bit address for branching when needed. A 6-bit DPS control field provides the instruction inputs for the DPS array while the 4-bit SEQ field provides the instruction inputs for the 4708B. Other fields lumped as miscellaneous are used to control the memory etc.

The Source and Destination fields are decoded to activate the  $\overline{EO}$  and  $\overline{EX}$  inputs (see Figure 16). Note that the IR Clock and MAR Clock signals are generated by gating the system clock with the appropriate destination decoder outputs. The branch address inputs (BAO – BAg) are obtained from a 4-way input multiplexer which, in turn, is controlled by the VIAO and VIA1 outputs of the 4708B. One of the inputs to this multiplexer consists of the address inputs for branching from the microinstruction register. The second port is fed by a mapper that may be a PROM or FPLA. It receives the IR outputs and translates them into a starting address in the control memory for emulation. Figure 17 is a flow chart for the sequence of operations to accomplish macroinstruction fetch while Table 2 lists the operations performed by various data path elements and the 4708B.






Fig. 17. Flow Chart for Fetch Operation

SOURCE	DESTINATION	ALRS/ P-STACK CONTROL	DPS CONTROL	SEQ	MISCELLANEOUS
DON'T CARE	ALRS	READ R <sub>4</sub> (PC)	DON'T CARE	FTCH	
ALRS	MAR	DON'T CARE	DON'T CARE	FTCH	READ MEMORY
DON'T CARE	ALRS	ADD WITH CARRY TO R4	ALL ZEROS	FTCH	
DON'T CARE	IR	DON'T CARE	DON'T CARE	FTCH	
DON'T CARE	ALRS	LOAD R <sub>5</sub> (TEMP 1)	K-BUS SIGN EXTEND	FTCH	
DON'T CARE	DON'T CARE	DON'T CARE	DON'T CARE	BRV <sub>1</sub>	

Table 2. Operations for FETCH Instruction

The first operation is to read the PC. Thus, the destination field specifies the ALRS and the destination decoder drives the EX input of the ALRS LOW. The ALRS/P-stack control field specifies "read R4". At the end of the microcycle, the contents of R4, i.e., the PC, are in the output register of the ALRS. The SEQ field of the first microinstruction is FTCH, therefore, the 4708B generates the address of the second microinstruction.

Here, the ALRS is specified as the source and the MAR as the destination. The source decoder activates the EO input of the ALRS, the destination decoder enables the gating for the MAR Clock, and the microinstruction loads the PC into the MAR. In the miscellaneous field, a memory Read is initiated. The third microinstruction is made to increment R4 by selecting ALRS as the destination specifying Add with Carry. The DPS outputs (ALRS inputs) are forced HIGH. This incrementation is in preparation for the next macroinstruction fetch. The result from the memory read operation, initiated during the second microinstruction, is now available on the K-bus of the DPS. The fourth microinstruction activates the IR clock so that the eight most significant bits of the memory data are loaded into the IR. Assuming the data is still on the bus, the sign extended displacement is loaded into R5 (TEMP 1) of the ALRS in the fifth microcycle by selecting "Load R5" as the ALRS operation and selecting the "K-bus sign extend" for the DPS. It should be recalled that the data path has a 16-bit fixed word length and the displacement must be treated as a 2s complement number. By using the sign extension capabilities of the DPS, the sign bits, i.e., most significant bits, can be aligned. At this point, the instruction is in the IR and the sign extended displacement is in TEMP 1. The sign of the least significant eight bits of the macroinstruction is extended in anticipation of a memory reference instruction. The sixth microcycle is intended to decode the IR. By specifying a BRV1 in the SEQ field, the VIA outputs of the 4708B select the mapper output as the source for next address. The mapper is designed to provide the starting address of the routine to emulate the instruction currently residing in the IR.

The total microprogram really consists of several simple routines. These easy steps can be converted into binary patterns to be loaded into the control store. Once a data path architecture and microinstruction format has been chosen for a given system design, the microprogram can be written to realize the desired function. It can then be assembled, using the microprogram assembler, to get the binary listing that specifies the control store address and contents. Using this information, the control store can be loaded with the program and the system is ready for operation.

## MACROLOGIC ASSEMBLERS

Macrologic users, designing programmed logic systems, find a need for a microprogram assembler to aid in software developement. To fill that need, Fairchild offers a choice of assembler software, the microprogram assembler and DAPL, available through two different worldwide time share networks.

## Microprogram Assembler

The microprogram assembler is an aid in the preparation of a microcode. The user defines his own mnemonics to represent meaningful binary bit patterns and using the symbolic language thus created, writes the program. The microprogram assembler translates the symbolic language into binary code and produces punched card, disk or tape output for each program step. The same information is also printed along with indications of errors that were present in the input statements. Access to the microprogram assembler is easily arranged from anywhere in the world.

The microprogram assembler is available at the Computer Useage Company, Data Center, Sunnyvale, California. (408-738-4300).

# DAPL

DAPL is a highly modular microprogramming language for the Fairchild Macrologic series. Constructed in four concentric and compatible levels, the microprogrammer selects the DAPL feature that provides a convenient symbolic representation of a particular microprogram. Macros and symbolic values may be used at all DAPL levels. Level 0 essentially permits the microinstructions to be formed by sequences of symbolic names and binary, octal, decimal, and hexadecimal numbers. In Level 1, microinstructions are defined as


a series of fields with each field sequentially assigned a value as in Level 0. Additionally, label tables can be incorporated for mapping ROMs and PLAs. Level 2 extends the microinstruction field definition to include symbolic names and default values. Finally, Level 3 allows the expression of microprograms in register transfer notation.

# Other DAPL features include:

- Microprogram accommodation up to 8192 words by 256 bits.
- Free form input with comments arbitrarily interspersed for documentation.
- An interlist command that lists the generated microcode directly beneath the associated microinstruction.
- A complete variable cross-reference listing.
- Extensive error detection and debugging aids.
- Optional hexadecimal or binary object format.
- A use map showing those locations actually used.

DAPL is available under a one-time license from Zeno Systems Inc., 2210 3rd Street, Santa Monica CA., (213) 396-6020 or on a timesharing basis from Remote Computing Corporation, One Wilshire, Los Angeles, CA 90015, (213) 629-2532.

	INTRODUCTION	1
	NUMERICAL INDEX OF DEVICES	2
	SELECTION GUIDES AND CROSS REFERENCE	3
	FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION	4
	DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS	5
	JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS	. 6
	TECHNICAL DATA	7
	APPLICATIONS INFORMATION	8
>	FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES	9
	FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	10



иоптородовтии

вымается пореж от ремене

SELECTION GUIDES AND CROSS REFERENCE

FAIRCRILD ARROW SERE'S CNOS GENERAL DESCRIPTION

DESIGN CONTIDERATIONS WITH FAIRCHILD 4800B SERIES GMOS

REDEC INDUSTRY STANDAAD 18 SERIES CROS SPECIFICATIONS

ECHNICAL DATA

PERSONS INFORMATION

ARCHILD DADERNIE INFORMATION
AND PACKAGE TRUKONES

\*

TATIONIO PIELD PALES OFFICE SALES REPRESENTATIVES AND O'STRIBUTOR LOCATIONS

# 9

# ORDER AND PACKAGE INFORMATION


Fairchild integrated circuits may be ordered using a simplified purchasing code where the package style and temperature range are defined as follows:

## PACKAGE STYLE

D = Dual In-line - Ceramic (hermetic)

P = Dual In-line - Plastic

F = Flatpak



In order to accommodate varying die sizes and numbers of pins (14, 16, 24, etc.), a number of different package forms are required. The Package Information list on the following pages indicates the specific package codes currently used for each device type. The detailed package outline corresponding to each package code is shown at the end of this section.

## Temperature Range

Two basic temperature grades are in common use: C = Commercial-Industrial,  $-40^{\circ}C$  to  $+85^{\circ}C$ ; M = Military,  $-55^{\circ}C$  to  $+125^{\circ}C$ . Exact values and conditions are indicated on the data sheets.

## Examples

- 4014BFM
   This number code indicates a 4014B Register in a Flatpak with military temperature rating.
- (b) 4720BDC This number code indicates a 4720B 256 x 1 RAM in a ceramic Dual In-line Package with commercial temperature rating.
- (d) 40014BPC
   This number code indicates a 40014B Hex Schmitt Trigger in a plastic package with a commercial temperature rating.

   Device Identification/Marking

All Fairchild standard catalog integrated circuits will be marked as follows:



# ORDER AND PACKAGE INFORMATION

	NALL LT	DV (MA)	00	MANTEDOLAL (C) (INIE	LICTDIAL	
		ARY (M) > +125°C	COMMERCIAL (C)/INDUSTRIAL -40°C to +85°C			
DEVICE	CERAMIC DIP (D)	FLATPAK (F)	CERAMIC DIP (D)	PLASTIC DIP (P)	FLATPAK (F	
4001B	6A	31	6A	9A	31	
4002B	6A	31	6A	9A	31	
4006B	6A	31	6A	9A	31	
4007UB	6A	31	6A	9A	31	
4008B	6B	4L	6B	9B	4L	
4011B	6A	31	6A	9A	31	
4012B	6A	31	6A	9A	31	
4013B	6A	31	6A	9A	31	
4014B	6B	4L	6B	9B	4L	
4015B	6B	4L	6B	9B	4L	
4016B	6A	31	6A	9A	31	
4017B	6B	4L	6B	9B	4L	
4018B	6B	4L	6B	9B	4L	
4019B	6B		6B		4L 4L	
		4L		9B		
4020B	6B	4L	6B	9B	4L	
4021B	6B	4L	6B	9B	4L	
4022B	6B	4L	6B	9B	4L	
4023B	6A	31	6A	9A	31	
4024B	6A	31	6A	9A	31	
4025B	6A	31	6A	9A	31	
4027B	6B	4L	6B	9B	4L	
4028B	6B	4L	6B	9B	4L	
4029B	6B	4L	6B	9B	4L	
4030B	6A	31	6A	9A	31	
4031B	6B	4L	6B	9B	4L	
4034B	6N	4M	6N	9N	4M	
4035B	6B	4L	6B	9B	4L	
4040B	6B	4L	6B	9B	4L	
4041B	6A	31	6A	9A	31	
4042B	6B	4L	6B	9B	4L	
4043B	6B	4L	6B	9B	4L	
4044B	6B	4L	6B	9B	4L	
4045B	6B	4L	6B	9B	4L	
4046B	6B	4L	6B	9B	4L	
4047B	6A	31	6A	9A	31	
4049B	6B	4L	6B			
4050B	6B	4L		9B	4L	
4051B	6B		6B	9B	4L	
4052B	6B	4L	6B	9B	4L	
4053B		4L	6B	9B	4L	
	6B	4L	6B	9B	4L	
4066B	6A	31	6A	9A	31	
4067B	6N	4M	6N	9N	4M	
4068B	6A	31	6A	9A	31	
4069UB ,	6A	31	6A	9A	31	
4070B	6A	31	6A	9A	31	
4071B	6A	31	6A	9A	31	
4072B	6A	31	6A	9A	31	
4073B	6A	31	6A	9A	31	
4075B	6A	31	6A	9A	31	
4076B	6B	4L	6B	9B	4L	
4077B	6A	31	6A	9A	31	
4078B	6A	31	6A	9A	31	
4081B	6A	31	6A	9A	31	
4082B	6A	31	6A	9A	31	
4085B	6A	31	6A	9A	31	
4086B	6A	31	6A	9A	31	
4093B	6A	31	6A	9A	31	

# ORDER AND PACKAGE INFORMATION

# CMOS PACKAGE INFORMATION (Cont'd)

	MILITA -55°C to	ARY (M) 5 +125°C	COMMERCIAL (C)/INDUSTRIAL -40°C to +85°C			
DEVICE	CERAMIC DIP (D)	FLATPAK (F)	CERAMIC DIP (D)	PLASTIC DIP (P)	FLATPAK (F	
4104B	6B	4L	6B	9B	4L	
4510B	6B	4L	6B	9B	4L	
4511B	6B	4L	6B	9B	4L	
4512B	6B	4L	6B	9B	4L	
4514B	6N	4M	6N	9N	4M	
4515B	6N	4M	6N	9N	4M	
4516B	6B	4L	6B	9B	4L	
4518B	6B	4L	6B	9B	4L	
4519B	6B	4L	6B	9B	4L	
4519B 4520B	6B	4L	6B	9B	4L	
	6B			30	4L 4L	
4521B		4L	OB	00		
4522B		4L	6B	30	4L	
4526B	6B	4L	6B	90	· 4L	
4527B	6B	4L	6B .	9B	4L	
4528B	6B	4L	6B	9B	4L	
4531B	6B	4L	6B	9B	4L	
4532B	6B	4L	6B	9B	4L	
4534B	6N	4M	6N	9N	4M	
4538B	6B	4L	6B	9B	4L	
4539B	6B	4L	6B	9B	4L	
4543B	6B	4L	6B	9B	4L	
4553B	6B	4L	6B	9B	4L	
4555B	6B	4L	6B	9B	4L	
4556B	6B	4L	6B	9B	4L	
4557B	6B	4L	6B	9B	4L	
4560B	6B	4L	6B	9B	4L	
4561B	6A	31	6A	9A	31	
4566B	6B	4L	6B	9B	4L	
4581B	6N	4M	6N	9N	4M	
4582B	6B	4L	6B	9B	4L	
4583B	6B	4L	6B	9B	4L	
4702B	6B					
4702B 4703B	60	4L 4M	6B 6Q	9B 9U	4L 4M	
4704B	60	4M	60	9U	4M	
4705B	60	4M	60	9U	4M	
4706B	60	4M	60	90	4M	
4707B	60	4M	60	90	4M	
4708B	61		61	8P		
4710B	7D		7D	9M		
4720B	7B	4L	7B	9B	4L	
4721B	6V, 7I	4M	6V, 7I	4K	4M	
4722B	6B	4L	6B	9B	4L	
4723B	6B	4L	6B	9B	4L	
4724B	6B	4L	6B	9B	4L	
4725B	6B	4L	6B	9B	4L	
4727B	6A	31	6A	9A	31	
4731B	6A	4L	6A	9A	4L*	
4734B	7D		7D	9M		
4735B	6N, 6Q	4M	6N, 6Q	9N, 9U	4M	
4736B	6B	4L	6B	9B	4L	
4737B	6A	31	6A	9A	31	
4741B	6B	4L	6B	9B	4L	


#### CIVIOS FACRAGE HAT UNIVIA HON (COIL U)

	MILITAI -55°C to		COMMERCIAL (C)/INDUSTRIAL -40°C to +85°C				
DEVICE	CERAMIC DIP (D)	FLATPAK (F)	CERAMIC DIP (D)	PLASTIC DIP (P)	FLATPAK (F)		
40014B	6A	31	6A	9A	31		
40085B	6B	4L	6B	9B	4L		
40097B	6B	4L	6B	9B	4L		
40098B	6B	4L	6B	9B	4L		
40160B	6B	4L	6B	9B	4L		
40161B	6B	4L	6B	9B	4L		
40162B	6B	4L	6B	9B	4L		
40163B	6B	4L	6B	9B	4L		
40174B	6B	4L	6B	9B	4L		
40175B	6B	4L	6B	9B	4L		
40192B	6B	4L	6B	9B	4L		
40193B	6B	4L	6B	9B	4L		
40194B	6B	4L	6B	9B	4L		
40195B	6B	4L	6B	9B	4L		

# MATRIX VI PROGRAM ORDERING INFORMATION


Matrix VI is a full spectrum/cost effective reliability and quality program for commercial/industrial ICs only. It features six levels of screening/package flows, each tailored to a user's field application/environment and his incoming quality/equipment reliability requirements.

A Matrix VI part number consists of the device type followed by the package code letter, the temperature range code letter, and the Matrix VI code letter (as applicable, see flow chart).



EXA	AMPLES	
(a)	4001BPC	Device type 4001B, packaged in plastic Dual In-line (P), in commercial temperature range (C) and processed to Matrix VI Level 1.
(b)	4001BPCOM	Device type 4001B, packaged in plastic Dual In-line (P), in commercial temperature range (C) with supplemental Matrix VI Level 2 testing including 100% thermal shock, "hot rail" test and 0.15% AQL functional testing.
(c)	4001BDC	Device type 4001B, packaged in ceramic Dual In-line (D), in commercial temperature range and processed to Matrix VI Level 3.
(d)	4001BDCQM	Device type 4001B, packaged in ceramic Dual In-line, in commercial temperature range (C) with supplemental Matrix VI Level 4 screening including second 100% DC/functional testing and 0.15% AQL functional testing.
(e)	4001BPCQR	Device type 4001B, packaged in Dual In-line, in commercial temperature range (C) with supplemental Matrix VI Level 5 screening including 100% thermal shock, "hot rail" test, 168 hours 125°C burn-in and 0.15% AQL functional testing.
(f)	4001BDCQR	Device type 4001B, packaged in ceramic Dual In-line, in commercial temperature range with supplemental Matrix VI Level 6 screening including burn-in, three 100% DC/functional tests and 0.15% AQL functional testing.





Note: Burn-In has the same relative effectiveness for plastic molded devices as for ceramic/hermetic packaged devices. Assuming a controlled (air conditioned and constant power) field application/environment, the reliability factor would be approximately 9X. But should the field application be in a less controlled and power ON/OFF application, the reliability factor would be approximately 7.5X.

# **UNIQUE 38510 PROGRAM ORDERING INFORMATION**

The Fairchild Unique 38510 Program is written in accordance with MIL-M-38510 and MIL-STD-883

To meet the need of improved reliability in the military market. CMOS Integrated Circuits are available with special processing. Devices ordered to this program are subjected to the 100% screening as outlined in the Process. Devices will be marked in accordance with unique 38510 unless otherwise specified under number Option 6.

UNIQUE 38510 devices are not normally stocked by distributors.

Customer procurement documents should specify the following:

- (a) Fairchild Product Code indicating the basic device type and package combination.
- (b) The Unique 38510 Device Class (A B\* B C)
- (c) Number and/or Letter Options required
- (d) Special Marking requirements.

The order code number consists of (a) and (b) as shown above. The order code detailed format is shown below. M

4001B D

PACKAGE TYPE

TEMPERATURE RANGE

OX

DEVICE TYPE D = CERAMIC DIP

P = PLASTIC DIP F = CERAMIC FLAT  $C = -40^{\circ} C TO + 85^{\circ} C(59X)$  $M = -55^{\circ}C TO + 125^{\circ}C(51X)$  REQUIREMENTS

DESIGNATES UNIQUE 38510 PROCESSING IF REQUIRED, SEE DESCRIPTION OF SCREENING

Order code examples are:

4029BFMQB Class QB Unique 38510

4007UBDMQC Class QC Unique 38510

Number Options: These options apply to operations performed on each unit delivered:

OPTION 1 Lead form to dimensions in detail specifications, followed by hermetic seal tests.

OPTION 2 Hot solder dip finish.

OPTION 3 Read and record critical parameters before and after burn-in.

OPTION 4 Initial qualification, Group B, C & D quality conformance not required.

OPTION 5 Radiographic inspection shall be performed on all devices.

OPTION 6 Special marking required.

OPTION 7 Non-conforming variation - refer to procurement documents for details (must be negotiated with factory).

Letter Options: These options apply once per Purchase Order or line item and are considered Test Charges:

OPTION A Group C testing shall be performed on customer's parts.

OPTION B Group D testing shall be performed on customer's parts.


OPTION C Generic data to be supplied from the latest completed lot.

OPTION D Unique 38510 program plan, pertinent to the device family being purchased, shall be supplied.

# PROCESS SCREENING REQUIREMENTS

MIL-STD-883 TEST METHODS	DESCRIPTION				
Preseal Visual MTD. 2010.2	Cond. A — Class QA Cond. B — Other Classes				
Bond Strength:	Bond strength is monitored on a sample basis three times per shift per mach				
Seal:	Devices are hermetically sealed for compliance to MIL-STD-883 requirements				
High Temperature Storage:	Cond. C Tstg = 150° C/24 hrs				
Temperature Cycle MTD 1010:	Cond. C -65°/150°C 10 cycles				
Constant Acceleration MTD 2001:	Cond. E 30000 Gs Y <sub>1</sub> only				
Hermetic Seal MTD 1014:	Cond. B Fine-Radiflo 5x10 <sup>-8</sup> cc/sec Cond. C2 Gross-FC78 with pressure 10 <sup>-5</sup> cc/sec				
Pre Burn-In Electrical	Per detailed drawing to remove rejects prior to submission to burn-in screen				
Burn-in Screen MTD 1015:	Cond. A — Static burn-in inputs alternately HIGH and LOW.				
Post Burn-in Electrical (5004.1):	Per detailed drawing to cull out devices which failed as a result of burn-in				
Radiography MTD 2012:	Two views				
Quality Conformance Inspection MTD 5005	Group A: Electrical Characteristics Group B: Physical Dimensions, marking permanence, bond strength solderability Group C: Die Related Tests Group D: Packaged Related Tests				
External Visual MTD 2009:	3X, 20X magnification: Verify dimensions, configuration, lead structure marking and workmanship				






- 1. Upon customer request only. Class B processing in this case includes adding post burn-in testing, dc testing at +125 C and -55 C and ac testing.
- 2. Unique 38510 is written around the MIL-M-38510 requirements with a few modifications to Method 5005 in that 100% dc testing at the temperature extremes and 100% ac testing at 25°C is not done and Unique 38510 QS has some burn-in logistics differences.
- 3. Qualification testing per groups B, C and D on a customer's parts require additional lot charges and an added minimum of two months to the schedules deliveries.
- 4. Any burn-in condition other than MTD 1015 Condition A is at customer request only.

# III ACCUIUAILE WILL **JEDEC TO-86 Outline** 14-Pin Cerpak


31

4K



#### NOTES:

All dimensions in inches (bold) and millimeters (parentheses) Pins are alloy 42 Package weight is 0.26 gram Pin 1 orientation may be either tab or dot



LETTIN WOLF I WOULD WHAT HE LINE


ΔΛΛΛΛΛΛΛΛΛ

## NOTES:

Pins are tin-plated 42 alloy Package material is plastic Pins are intended for insertion in hole rows on 400 (10.16) centers.

They are purposely shipped with "positive" misalignment to facilitate insertion.

# 16-Pin Cerpak




## NOTES:

All dimensions in inches (bold) and millimeters (parentheses) Pins are alloy 42 Package weight is 0.4 gram Hermetically sealed beryllia package

# 24-Pin BeO Cerpak

4M




Pins are alloy 42


Package weight is 0.8 gram

Hermetically sealed beryllia package

# in accordance with JEDEC (TO-116) outline 14-Pin Ceramic Dual In-Line

# 6A





## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .300" (7.620) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin


Pins are alloy 42

Package weight is 2.0 grams

# 16-Pin Ceramic Dual In-Line

**6B** 

# 785 (19 939) 755 (19 177) $\Delta \Delta \Delta \Delta \Delta \Delta \Delta \Delta$



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .300" (7.620) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin


Pins are alloy 42

Package weight is 2.0 grams

\*The .037/.027 (.940/.686) dimensions does not apply to the corner pins

# 40-Pin Dual In-Line Side Brazed, Large Cavity

61



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses) Pin material nickel gold-plated kovar Cap is kovar Base is ceramic Package weight is 6.5 grams

# 24-Pin Ceramic Dual In-Line

# 24-Pin Ceramic Dual In-Line


6N


.045 (1.143) R .035 (0.889)

1.200 (30.480) MAX.

AAAAAAAAAAAAA

**6Q** 





## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .600" (15.24) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Pins are alloy 42

Package weight is 6.5 grams

Package material is alumina

## NOTES:

380 (9 652)

NOM

All dimensions in inches (bold) and millimeters (parentheses)

STANDOFF

Pins are intended for insertion in hole rows on .400" (10.16) centers


They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin

Pins are alloy 42

# 22-Pin Ceramic Dual In-Line

6V



## NOTES:


All dimensions in inches (bold) and millimeters (parentheses)
Pins are tin-plated 42 alloy Package material is alumina
Pins are intended for insertion in hole rows on .400 (10.160) centers
They are purposely shipped with "positive misalignment to facilitate insertion.
Package weight is 6.0 grams


# 16-Pin Dual In-Line

# 18-Pin Ceramic Dual In-Line

**7D** 

**7B** 






## NOTES:

All dimensions in inches (bold) and millimeters (parentheses) Pins are intended for insertion in hole rows on .300" (7.620) centers They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin Pins are alloy 42 Package weight is 2.2 grams

\*The .037/.027 (.940/.686) dimension does not apply to the corner pins

900 (22 860) .025R (635)




## NOTES:

All dimensions in inches (bold) and millimeters (parentheses) Pins are intended for insertion in hole rows on .300" (7.620) centers They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin Pins are alloy 42

# 22-Pin Dual In-Line (Metal Cap)

71




NOTES:

All dimensions in inches (bold) and millimeters (parentheses) Pins are intended for insersion in hole rows on .400" (10.16) centers They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for .020" (0.51) diameter pin Pins are gold-plated Kovar Cap is Kovar Base is ceramic Package weight is 4 grams


# (Production Mold)

8P



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)
Pins are alloy 42
Package material is plastic
Pins are intended for insertion in hole rows on .600" (15.24) centers
They are purposely shipped with "positive" misalignment to facilitate insertion



## NOTES:

All dimensions in inches (bold) and millimeters (parantheses)

Pins are intended for insertion in hole rows on .300" (7.620) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin


Pins are alloy 42

Package weight is 0.9 gram

Package material is silicone

# 16-Pin Plastic Dual In-Line

9B



## NOTES:


All dimensions in inches (bold) and millimeters (parentheses)
Pins are alloy 42
Pins are intended for insertion in hole rows on .300" (7.620) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin
\*\*\*The .037/.027 (.940/.686) dimension does not apply to the corner pins
Package weight is 0.9 gram

## 18-Pin Plastic Dual In-Line

# 24-Pin Plastic Dual In-Line

**9M** 

9N



NOTES:


All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .300" (7.620) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin

Pins are alloy 42



NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .600" (15.24) centers


They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin

Pins are alloy 42

# 24-Pin Plastic Dual In-Line

9U



NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .400" (10.16) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin

Pins are alloy 42

9